From: Vinod Koul <vkoul@kernel.org>
To: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Cc: Bard Liao <yung-chuan.liao@linux.intel.com>,
Mark Brown <broonie@kernel.org>,
alsa-devel@alsa-project.org, tiwai@suse.de,
linux-kernel@vger.kernel.org, bard.liao@intel.com
Subject: Re: [PATCH v2 00/26] ASoC/soundwire: add support for ACE2.x
Date: Wed, 7 Jun 2023 18:37:09 +0530 [thread overview]
Message-ID: <ZICA/YIYQ/DGhhdk@matsya> (raw)
In-Reply-To: <8f4a024d-a218-c4ed-925c-b74663b7e280@linux.intel.com>
Hi Pierre,
On 02-06-23, 15:46, Pierre-Louis Bossart wrote:
> On 5/27/23 05:36, Vinod Koul wrote:
> > On 15-05-23, 15:10, Bard Liao wrote:
> >> This series uses the abstraction added in past kernel cycles to provide
> >> support for the ACE2.x integration. The existing SHIM and Cadence
> >> registers are now split in 3 (SHIM, IP, SHIM vendor-specific), with some
> >> parts also moved to the HDaudio Extended Multi link structures. Nothing
> >> fundamentally different except for the register map.
> >>
> >> This series only provides the basic mechanisms to expose SoundWire-based
> >> DAIs. The PCI parts and DSP management will be contributed later, and the
> >> DAI ops are now empty as well.
> >>
> >> The change is mainly on SoundWire. It would be better to go through
> >> SoundWire tree.
> >
> > Applied, thanks
>
> Hi Vinod, is there a way you could provide an immutable tag for Mark
> Brown, the patch1 in this set is required for my next set of ASoC
> LunarLake patches?
Unfortunately, I have picked the whole series into next. If I was aware
I would have pushed them to a topic.
Mark can pull sdw/next but that would bring other things as well which
may not be preferred. I guess next best would be wait few weeks (rc1)
>
> "ASoC: SOF: Intel: shim: add enum for ACE 2.0 IP used in LunarLake" adds
> the SOF_INTEL_ACE_2_0 definition to select different ops for LunarLake.
>
> Thank you
> -Pierre
--
~Vinod
next prev parent reply other threads:[~2023-06-07 13:07 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-15 7:10 [PATCH v2 00/26] ASoC/soundwire: add support for ACE2.x Bard Liao
2023-05-15 7:10 ` [PATCH v2 01/26] ASoC: SOF: Intel: shim: add enum for ACE 2.0 IP used in LunarLake Bard Liao
2023-05-15 7:10 ` [PATCH v2 02/26] soundwire: intel: add ACE2.x SHIM definitions Bard Liao
2023-05-15 7:10 ` [PATCH v2 03/26] soundwire: intel_ace2x: add empty new ops for LunarLake Bard Liao
2023-05-15 7:10 ` [PATCH v2 04/26] soundwire/ASOC: Intel: update offsets " Bard Liao
2023-05-15 7:10 ` [PATCH v2 05/26] soundwire: intel/cadence: set ip_offset at run-time Bard Liao
2023-05-15 7:10 ` [PATCH v2 06/26] ASoC/soundwire: intel: pass hdac_bus pointer for link management Bard Liao
2023-05-15 7:10 ` [PATCH v2 07/26] soundwire: intel: add eml_lock in the interface for new platforms Bard Liao
2023-05-15 7:10 ` [PATCH v2 08/26] ASoC: SOF: Intel: hda: retrieve SoundWire eml_lock and pass pointer Bard Liao
2023-05-15 7:10 ` [PATCH v2 09/26] soundwire: intel_init: use eml_lock parameter Bard Liao
2023-05-15 7:10 ` [PATCH v2 10/26] soundwire: intel_ace2x: add debugfs support Bard Liao
2023-05-15 7:10 ` [PATCH v2 11/26] soundwire: intel_ace2x: add link power-up/down helpers Bard Liao
2023-05-15 7:10 ` [PATCH v2 12/26] soundwire: intel_ace2x: set SYNCPRD before powering-up Bard Liao
2023-05-15 7:10 ` [PATCH v2 13/26] soundwire: intel_ace2x: configure link PHY Bard Liao
2023-05-15 7:10 ` [PATCH v2 14/26] soundwire: intel_ace2x: add DAI registration Bard Liao
2023-05-15 7:10 ` [PATCH v2 15/26] soundwire: intel_ace2x: add sync_arm/sync_go helpers Bard Liao
2023-05-15 7:10 ` [PATCH v2 16/26] soundwire: intel_ace2x: use common helpers for bus start/stop Bard Liao
2023-05-15 7:10 ` [PATCH v2 17/26] soundwire: intel_ace2x: enable wake support Bard Liao
2023-05-15 7:10 ` [PATCH v2 18/26] soundwire: intel_ace2x: add check_cmdsync_unlocked helper Bard Liao
2023-05-15 7:10 ` [PATCH v2 19/26] soundwire: bus: add new manager callback to deal with peripheral enumeration Bard Liao
2023-05-15 7:10 ` [PATCH v2 20/26] soundwire: intel_ace2x: add new_peripheral_assigned callback Bard Liao
2023-05-15 7:10 ` [PATCH v2 21/26] soundwire: intel_ace2x: add pre/post bank switch callbacks Bard Liao
2023-05-15 7:10 ` [PATCH v2 22/26] ASoC: SOF/soundwire: re-add substream in params_stream structure Bard Liao
2023-05-15 7:10 ` [PATCH v2 23/26] soundwire: intel: remove .trigger callback implementation Bard Liao
2023-05-15 7:10 ` [PATCH v2 24/26] soundwire: intel: use substream for .trigger callback Bard Liao
2023-05-15 7:10 ` [PATCH v2 25/26] soundwire: intel: remove .free callback implementation Bard Liao
2023-05-15 7:10 ` [PATCH v2 26/26] soundwire: intel: use substream for .free callback Bard Liao
2023-05-27 10:36 ` [PATCH v2 00/26] ASoC/soundwire: add support for ACE2.x Vinod Koul
2023-06-02 20:46 ` Pierre-Louis Bossart
2023-06-07 13:07 ` Vinod Koul [this message]
2023-06-07 14:45 ` Pierre-Louis Bossart
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZICA/YIYQ/DGhhdk@matsya \
--to=vkoul@kernel.org \
--cc=alsa-devel@alsa-project.org \
--cc=bard.liao@intel.com \
--cc=broonie@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=pierre-louis.bossart@linux.intel.com \
--cc=tiwai@suse.de \
--cc=yung-chuan.liao@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox