From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88463285CA1 for ; Tue, 16 Sep 2025 21:57:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758059856; cv=none; b=IZvKMp1RmYUmdVSCk0k3FdHSsCG9uMzLO1vDJtd8aXj+ni/hMYgm40kiUCX27AxM/yyEYBLmgbfHoHjkDueUd6ZwBAi7Iu8dzVOLWGnkO+qXWDq10jJaCA6f/S7uzBOJrHlM+5gSwEVO5xb1xO4VpU3Gx/BXtL5+XIMcG5egzCs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758059856; c=relaxed/simple; bh=IGi6wW9ZwhNONQRqpRWlNHQaETJE/DXoYHyCSnrl0PU=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=P0dDDybezCTWn5R8zFdco6n3AOGcxmhyoHNkJ8mN42jIr0SG71idb6pZ9y+A/XZHHscyG0y76p5xXbc2QTHIJVsZlDT7nx4cRFuCW51U7iv6dY+/2sMJs8WpeiGp2nKNZzeXiyg04FlsWm22DkT4IRQIFiZeuZG1GCpHown64FA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc.com header.i=@rivosinc.com header.b=Qyx3ysYD; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc.com header.i=@rivosinc.com header.b="Qyx3ysYD" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-26060bcc5c8so38251095ad.1 for ; Tue, 16 Sep 2025 14:57:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc.com; s=google; t=1758059854; x=1758664654; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=fSsNsg94xTPxgo7mtr0vhLneaLnV1NurRaDsg6aVKxA=; b=Qyx3ysYDBJIag093ZXSEr4hRI70hbJHvHwW6sKjnIdvE8tOxy2eUr5GvcWfanJGsA2 b+9H7Fcsyct5E0+rHmMMZd7ZMXoGPDYV9H0aTOqLDCOnMOsL8I89zPipwxVJX9qi105I rpvNWP0YrAu9cn4RDVphU509dHbwN9UKc5vBPTyFXgg+33H+opp3T5XxBr6H/WbHwJjm 3/4lq3mIl26vrY4CoTpxzLCdpbUrQy/6WF92nXz5J4QZHAMNEeIU0so/Co/HxMQ+C9Mc cz9io9/M0xM+o3aIPd0+NF1HwnJ+0m6Qekp6j7lxAkLgJ+GfwU2A3BzJNCJa8nKd2lJ/ 3DFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758059854; x=1758664654; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=fSsNsg94xTPxgo7mtr0vhLneaLnV1NurRaDsg6aVKxA=; b=M8bcKAbhMIZXcNMBpIc+mhBksryLjK6OZfjAVQ6RQ4yZsBdGNj1YWQmEWljunlL9NX vdrhzmsZO+zLrIiZradiGKF0Z3WLnvUk573EKF0YWpVkABTCRHyHHWZMZovhlAEuFlhj WjddNrng2kgcnQgQ2bQDW95ZjZnHhPh2bjTUOPJAG27xu7CPvTVT9GvZmc8exr8AUy/J tJSQB8rCbmxmjBVjcrVG6EE7cCGrfExg/0bFLRUJp0RTi/DwUFwXNsyjnItAHR1pTd3c ngJwsGbT7zi82hLPcP3QPE/W6awccumgvebqYC0z80L87rxy3tTmZea0xw0aNcbR9UEb 9KyQ== X-Forwarded-Encrypted: i=1; AJvYcCXFtojbumOsBvQ6VIFJ/WSI9LKv+mMZYQPlQZhTTmpR3evfv2x2/HYWqBufBKqqn6ll8mum1/d6kzDmxDg=@vger.kernel.org X-Gm-Message-State: AOJu0Ywgw3JDMRbdiJY+x1gKy4P9JtYd+Wddol7TS7o/5e2jDI6T80Cm aF0ytO6gidskE6EQqjgjGih3edBDIUhjILSk0EmFtgKtwEydpjWWnP9GRX68L1k8jEM= X-Gm-Gg: ASbGncvUD7/I3iL3dJYeC0zo/IwT4+0jgOjuSwHsuPp7fZrQM5vYQUoSkQr2JZCzCAa 4EuiwtUMTlWxAhoTZiCwq0MSmyyAa93F5UV+7dBB1YjOVn8NuGzV98gxAXkVMWw+aj2Lfosl/DZ HHMcDaq344kK/+PF6PtxZiqbsxkzvE8l7AKLNvCGdVCAW28UXjihTtrszzV4jvps2HpKRha+ZTE tFWcEMLyKYIks3EKE9yhfV2AnWKclRok1xQ5NedWC1IPm039zR3DOehoE/MnlS4WJ4fiNexG036 c/M3fHLt6YQBOt1VOrD9b9DIAUk1Lg+i/hsO4znDoYq/lh9n30+jEgNUn22F1t8sapzuAWqI9G6 xvgxgKlwcOg6Xy3aqqGi+bziOpTXM2QLF X-Google-Smtp-Source: AGHT+IHdEe5K+YDWPhJLhlZn7IU67ePHwIpfI8vI3XiMDhr12ZwDMD7hxV3qH6hUc2/5B/bKZQSVwg== X-Received: by 2002:a17:902:ebc9:b0:24b:4a9a:703a with SMTP id d9443c01a7336-25d24da7536mr278813885ad.17.1758059853851; Tue, 16 Sep 2025 14:57:33 -0700 (PDT) Received: from debug.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-32ea3c72dacsm1636848a91.4.2025.09.16.14.57.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Sep 2025 14:57:33 -0700 (PDT) Date: Tue, 16 Sep 2025 14:57:31 -0700 From: Deepak Gupta To: Chunyan Zhang Cc: linux-riscv@lists.infradead.org, linux-fsdevel@vger.kernel.org, linux-mm@kvack.org, linux-kernel@vger.kernel.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Ved Shanbhogue , Alexander Viro , Christian Brauner , Jan Kara , Andrew Morton , Peter Xu , Arnd Bergmann , David Hildenbrand , Lorenzo Stoakes , "Liam R . Howlett" , Vlastimil Babka , Mike Rapoport , Suren Baghdasaryan , Michal Hocko , Axel Rasmussen , Yuanchu Xie , Chunyan Zhang Subject: Re: [PATCH V12 3/5] riscv: Add RISC-V Svrsw60t59b extension support Message-ID: References: <20250915101343.1449546-1-zhangchunyan@iscas.ac.cn> <20250915101343.1449546-4-zhangchunyan@iscas.ac.cn> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii; format=flowed Content-Disposition: inline In-Reply-To: <20250915101343.1449546-4-zhangchunyan@iscas.ac.cn> On Mon, Sep 15, 2025 at 06:13:41PM +0800, Chunyan Zhang wrote: >The Svrsw60t59b extension allows to free the PTE reserved bits 60 >and 59 for software to use. > >Reviewed-by: Alexandre Ghiti >Reviewed-by: Andrew Jones >Signed-off-by: Chunyan Zhang Same comment as Conor for dt-bindings. Other than that Reviewed-by: Deepak Gupta >--- > arch/riscv/Kconfig | 14 ++++++++++++++ > arch/riscv/include/asm/hwcap.h | 1 + > arch/riscv/kernel/cpufeature.c | 1 + > 3 files changed, 16 insertions(+) > >diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig >index 51dcd8eaa243..e1b6a95952c4 100644 >--- a/arch/riscv/Kconfig >+++ b/arch/riscv/Kconfig >@@ -862,6 +862,20 @@ config RISCV_ISA_ZICBOP > > If you don't know what to do here, say Y. > >+config RISCV_ISA_SVRSW60T59B >+ bool "Svrsw60t59b extension support for using PTE bits 60 and 59" >+ depends on MMU && 64BIT >+ depends on RISCV_ALTERNATIVE >+ default y >+ help >+ Adds support to dynamically detect the presence of the Svrsw60t59b >+ extension and enable its usage. >+ >+ The Svrsw60t59b extension allows to free the PTE reserved bits 60 >+ and 59 for software to use. >+ >+ If you don't know what to do here, say Y. >+ > config TOOLCHAIN_NEEDS_EXPLICIT_ZICSR_ZIFENCEI > def_bool y > # https://sourceware.org/git/?p=binutils-gdb.git;a=commit;h=aed44286efa8ae8717a77d94b51ac3614e2ca6dc >diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h >index affd63e11b0a..f98fcb5c17d5 100644 >--- a/arch/riscv/include/asm/hwcap.h >+++ b/arch/riscv/include/asm/hwcap.h >@@ -106,6 +106,7 @@ > #define RISCV_ISA_EXT_ZAAMO 97 > #define RISCV_ISA_EXT_ZALRSC 98 > #define RISCV_ISA_EXT_ZICBOP 99 >+#define RISCV_ISA_EXT_SVRSW60T59B 100 > > #define RISCV_ISA_EXT_XLINUXENVCFG 127 > >diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c >index 743d53415572..2ba71d2d3fa3 100644 >--- a/arch/riscv/kernel/cpufeature.c >+++ b/arch/riscv/kernel/cpufeature.c >@@ -539,6 +539,7 @@ const struct riscv_isa_ext_data riscv_isa_ext[] = { > __RISCV_ISA_EXT_DATA(svinval, RISCV_ISA_EXT_SVINVAL), > __RISCV_ISA_EXT_DATA(svnapot, RISCV_ISA_EXT_SVNAPOT), > __RISCV_ISA_EXT_DATA(svpbmt, RISCV_ISA_EXT_SVPBMT), >+ __RISCV_ISA_EXT_DATA(svrsw60t59b, RISCV_ISA_EXT_SVRSW60T59B), > __RISCV_ISA_EXT_DATA(svvptc, RISCV_ISA_EXT_SVVPTC), > }; > >-- >2.34.1 >