From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 903CC34F486 for ; Wed, 11 Feb 2026 08:28:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770798515; cv=none; b=na1p5JXGH9oKy3v26cytnA+eTz9QpxfueebwJDUehnoYEtJcFkJc9kgn/u9HlxCBfM1OdOymCajDpy6ZVYxDRE+kKoEwfHdxw7Ia4AtKJXmQQJwzxm0LDCTug2mEHV9vAQ5w66/tDIeUmIKIZhEXguvoMXoQDqTzca1znjKP1mA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770798515; c=relaxed/simple; bh=Ak1YujHq9kFYaR7TmMgiEZBtZ/CiAId6y8MnYEZw9Oc=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=O4ETqgHwgSmhF75Z25e2OmxbWPIM2xYv9/wLVf2w9ZVl4oTfsIlzakhTaE511zWdbYxZTVuV6CZb1NGwuX53zkmus+lqPt017g6WFUOQYo2hZ9COfYELWFoRUjQ3IWE4LXq8Ta6nHsnth4KjNgX9NRQf79cydigSHfa88qJPDYk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GtecvNVb; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GtecvNVb" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-436309f1ad7so3342610f8f.3 for ; Wed, 11 Feb 2026 00:28:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770798513; x=1771403313; darn=vger.kernel.org; h=content-disposition:mime-version:message-id:subject:cc:to:from:date :from:to:cc:subject:date:message-id:reply-to; bh=0pu7i52Btkb7oUqPMLtups+y6usK4kMsNyCTAZ2BkKk=; b=GtecvNVblf1ixWZ7jQvnTu9nnGp8B58gP7VXSt7RISYL75/KWuH6FwP5i3Xg9n4nSw Ss/L+SwAwdpp4iMM4aEOnt0ayIM0fAkqX9Nbxu8unCaV1vp/lz9a8aHPWRyfaCY0kbU2 UhXw5YKOf0C5vjb1/FF1KR0Ws7Pnuxp8QQmBElFtrDSk2jTVqd2l42LzsYs9RFgLQIJL SyQHr8TXLmo3H1/Q5vDMN5u8dTFrOb/E78FaFR37tGPR5W5MgZt7Trj1fqlMVbHmLrjv wRZj1cjuuIWAXMAzg7fv65NP/uSmOZQD5EmaF6le97dkLCs4XxGD7Jh+O1VFGz4Mq1mF AyEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770798513; x=1771403313; h=content-disposition:mime-version:message-id:subject:cc:to:from:date :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=0pu7i52Btkb7oUqPMLtups+y6usK4kMsNyCTAZ2BkKk=; b=HKNh44gA95sI2ugP2s2zxTZnSMwQbOqwlNnxBUu0qGwTuDV1UWkUzQj2sWUNrKkHOR p2OUFUJXYa2xcXTKdUT/sVdEmxIdVF1ivk/6peYnj8HJVuwIAswn7GZ3LpgLz0l0TyqW YgMTVTw9lH2SWQ+71uTFVVfaYe0KoQmZBN1qrlg02Gl1cPn9PcS82pxRrpKXjNlNOUty mqZn50TPpRboUFzqHc71xu0FMm0/6oYEKlOhRgBnVwSq6b9e9Imejjxcd7AJGHIyyl96 dQinDP39QXM9INzm2oD3VM04avhPiA7lhEPNFHnNwJBg0xRPy1HGRFPTnpyjZ9H4J4VZ MY0g== X-Forwarded-Encrypted: i=1; AJvYcCWwsR+Ln9/JxMOdQpvaROeMt+uVrpQxWEfCcih4jPL7Wd53ENBLSulFRoqmwOK7uV4TgUQSys0PCXSzdkU=@vger.kernel.org X-Gm-Message-State: AOJu0Yw/uvjAH1eaWeyWY4tgCShob+fuIcUcg0Wil+RQNrqWGPZ3Lxc6 HHXsUEz0iZzZijq193qnq2TZw1alxLQIqSZ45WI2jgmGh4ICScwgyGgP X-Gm-Gg: AZuq6aLsOLrGWyD4J8t2PKKf78nElUHa6E8kLAyxPqotwdYaObsKqtl/iCZU1s0xgue BGGQN/N0QU9dvQ2QpAYv4rws+ms2Gs4O6xRyAXtHeQlin1wIY4Njxf1PTROTLJ9tbYnow3fl6hE 5X78HGkqjmFDhavZAaeT/37F3NVSjOfK49mFU+2AuxisxiwgmeHlRhUnhtQCb7IyrSLNFY0SEAR mW/PTLlNmxF+FBDwgBwZ1DbeASwfxXjuSJsqY4oVCadWFSh8ZqDREaXKenzYhBiCivyLxtir7Yz HgwzxSVqJIt6iqXGmU6HCdJfDqK5VmTZGQHm/SDugl6MS73tEH0HNJYVB9Zj3OAzdeKaj8q20J/ FSXx/wFinPIHMk8RBQsZcbmgnjLJgTY1ztl1NbUxHt12u3pF0fjQy0et+wFdRxqyOCqLZRGlsY+ Hk40XtGWz6+ctoGAPtPRzf1vG8+37ZPcWPHGCVDZXXgWHDlCrHTMEZb4UCza8EB/pz+z6HrPj8T 8l/ X-Received: by 2002:a05:6000:3110:b0:436:307c:b753 with SMTP id ffacd0b85a97d-43782cc05fdmr2704323f8f.61.1770798512485; Wed, 11 Feb 2026 00:28:32 -0800 (PST) Received: from localhost (brnt-04-b2-v4wan-170138-cust2432.vm7.cable.virginm.net. [94.175.9.129]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43783e544e2sm3314579f8f.32.2026.02.11.00.28.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Feb 2026 00:28:31 -0800 (PST) Date: Wed, 11 Feb 2026 08:28:31 +0000 From: Stafford Horne To: Linus Torvalds Cc: Linux OpenRISC , LKML Subject: [GIT PULL] OpenRISC updates for 6.20 Message-ID: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Hello Linus, Please consider for pull, The following changes since commit 0f61b1860cc3f52aef9036d7235ed1f017632193: Linux 6.19-rc5 (2026-01-11 17:03:14 -1000) are available in the Git repository at: https://github.com/openrisc/linux.git tags/for-linus for you to fetch changes up to 0dfffa5479d6260d04d021f69203b1926f73d889: openrisc: define arch-specific version of nop() (2026-01-20 19:24:05 +0000) ---------------------------------------------------------------- OpenRISC updates for 6.20 The main focus for this series has been to improve OpenRISC kernel out-of-the-box support for FPGA dev boards. - Adds device tree configurations for De0 Nano single and multicore configurations. - Fixes bug in OpenRISC SMP preventing the kernel from running on FPGA boards, due to IPIs not being unmasked on secondary CPUs in some configurations. - Picked up a fix from Brian Masney defining the nop() macro to fix build failures on OpenRISC for drivers using the nop() macro. ---------------------------------------------------------------- Brian Masney (1): openrisc: define arch-specific version of nop() Stafford Horne (4): openrisc: dts: Add de0 nano config and devicetree openrisc: Fix IPIs on simple multicore systems openrisc: dts: Split simple smp dts to dts and dtsi openrisc: dts: Add de0 nano multicore config and devicetree arch/openrisc/boot/dts/de0-nano-common.dtsi | 42 ++++++++++ arch/openrisc/boot/dts/de0-nano-multicore.dts | 25 ++++++ arch/openrisc/boot/dts/de0-nano.dts | 54 +++++++++++++ arch/openrisc/boot/dts/simple-smp.dts | 25 ++++++ .../boot/dts/{simple_smp.dts => simple-smp.dtsi} | 11 ++- arch/openrisc/configs/de0_nano_defconfig | 79 +++++++++++++++++++ arch/openrisc/configs/de0_nano_multicore_defconfig | 92 ++++++++++++++++++++++ arch/openrisc/configs/simple_smp_defconfig | 2 +- arch/openrisc/include/asm/barrier.h | 2 + arch/openrisc/include/asm/smp.h | 3 +- arch/openrisc/kernel/smp.c | 22 +++++- drivers/irqchip/irq-ompic.c | 15 +++- drivers/irqchip/irq-or1k-pic.c | 27 ++++++- 13 files changed, 385 insertions(+), 14 deletions(-) create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi create mode 100644 arch/openrisc/boot/dts/de0-nano-multicore.dts create mode 100644 arch/openrisc/boot/dts/de0-nano.dts create mode 100644 arch/openrisc/boot/dts/simple-smp.dts rename arch/openrisc/boot/dts/{simple_smp.dts => simple-smp.dtsi} (90%) create mode 100644 arch/openrisc/configs/de0_nano_defconfig create mode 100644 arch/openrisc/configs/de0_nano_multicore_defconfig