From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F37773AA50A for ; Mon, 23 Mar 2026 14:33:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774276383; cv=none; b=O2+KQPoXFGGrJnXK3M4Vd6v3yqsHpIMKFcaqxhP131LuP+hWiygjCGUbuN9FgIHZf9anXqudsEwQRNwANJXNDqGLo9c4zkfJ+i4zUuUk7quu3y8DQymNXTJnX7gk8O9vLT3qQaUayCNEGF0aFXHgCQFwy4S8tzcBACG0QJU+qHk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774276383; c=relaxed/simple; bh=L314OVt7jzJjhCVDOKBkuT++0Uzl9fPon89IPJAPcK4=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=WyyTPhhSkpfPQ79GogOthz8Xdg0Oem613nwDiowoNDRAUuTQssDlgJMK9kmlDY+OT09s9bpMnNxaaNghOxaN0JcwX4UK5VUwmwo1dJsS2xTWQK1DdxOQ2py8PgeZCWDNGFt36oHbFPJh3x0GCBCd4xumGcusVVAiyW2OS16UMYs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=dskaInVl; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dskaInVl" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-35b905e9dc0so154690a91.3 for ; Mon, 23 Mar 2026 07:33:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1774276381; x=1774881181; darn=vger.kernel.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=cZBfJFwgoEUz2EcnixeOofm+Rp3x7VxxVqxoB2WloHc=; b=dskaInVl8Ew0God64P3gYw3D0y90EDa1/kQOZO2oIE3FtstqI/GjCUNo7xq6oeL2C4 yj4s5LTQEY5yyoWVp/DoDXu6pP9T3qU2I+tnFnjJeQEUfB9FpKTYGy1RDxRtmNMjrCNe 9lFzIjLP0T9gli7mrSFjnYzn+Vt5hX2dJdyAWY+OnLoTnpxOcLzLjhlOfnNnfIQzrYx7 /Tj5UZVVFsZ/Hhtknjtagi88BgaM9rRxExsLhZJ9DQDZgGptx5yLisTCy6Tf01Ghzvof akeegyBQ9btDPz7DRsa0zyGVJ46D1MA3UlApOx4nPJ8FuQoVdNZz5Z0Iep2GWi1+Y+0l Gb9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774276381; x=1774881181; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=cZBfJFwgoEUz2EcnixeOofm+Rp3x7VxxVqxoB2WloHc=; b=WwCsrv+/eebUIjJTsCXyTzaL84F3vf8yvDm+Mw/bfnQ8ELS9KL6POzqTjykNkQXpJx lt6BNCi2sXzDAfZCRIe74p6+UNG+qJAA4FCW/XtMLsBRoROEfkcKbD4bWSkipZlgdZEC 42i3y2IaL/k0giA3BXL4cnAOVwLdukL6wIkI+hPH/pHN09CzP+oKZhhaFXyNVkPt8aPx HxP1+2oBUqojVm5WMgtfLRCPU7DnueR1OEVW0Qe+CN8qUGqKbBhVrxHqDnbRYkC6Pdo9 I6mmW2BSyGk3Lr1a/PvNDw+kcu4/7CjYFJujW3HUyDxOLty3L8CsOJAf0/DnCp/oPWs5 yojA== X-Forwarded-Encrypted: i=1; AJvYcCWObjRpNOEkL07dNhUOyv1Enn1VL8rXOrmY2Ds4xWlqpVGalr+VpGZMAvchwqR74crAx0N4KyPCtx7lAaw=@vger.kernel.org X-Gm-Message-State: AOJu0Yzx6BtYaHmHprpeVU3115zEUhf/9XbENqiUH2FupXAGiZXUOeV4 Et1ij1FhBhfGYchYuLdZxDQVPoQbR4jsJsM7G8m/FSulGjIjTGyoQqqY0LjmR5/jHU4= X-Gm-Gg: ATEYQzwksK1R58JJ03q3DyYFtiwO7UGK2npwYRrrURC0bbrXvH6JsjBsFgU5L3mX7jo zFAXGdp7b8kDvNgw3Zw4Y7MgeahLmDD2LQ5BrHPh7XtpqppAKxNkQRaqgmk1JsQQVUFl2j221Qx 0oXWy2Q/OEDnyWJjrb8UNh0HQjyYFZ+mjyaCzJ1Sv6P1rSUHwcnj+X6mCFXwHk21q//OdSC55qR l27KpF+wHkqAptHAn7VTn+3aPrKkmyxqYfAG9czVsW/PLRt06ySy7eirTg74qftaHKInHJMMb74 RGu6bs6n0Opl87rUyViIplbmSHeWfB6lm7dAHdldUCuWGnr+WyB4O9xLy41rZrYkGag84oOt06r 1dsy5JkKn1KLFMRry12oIM0Wtl1oS2xiETIGiMuinvOf4DEdoyPatGiDO12ReqPsve48rKAi1RW CSl2l4v7ckTFaVK3D5dlORE+GPnENxKNkB4JHPmA== X-Received: by 2002:a17:90b:3943:b0:359:f22:8879 with SMTP id 98e67ed59e1d1-35bd2cec783mr10505770a91.22.1774276381189; Mon, 23 Mar 2026 07:33:01 -0700 (PDT) Received: from p14s ([2604:3d09:148c:c800:36f1:e61e:d1a0:422b]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35bd262cb35sm4765516a91.1.2026.03.23.07.32.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Mar 2026 07:33:00 -0700 (PDT) Date: Mon, 23 Mar 2026 08:32:57 -0600 From: Mathieu Poirier To: Daniel Baluta Cc: "Peng Fan (OSS)" , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: Re: [PATCH 0/4] Add i.MX94 remoteproc support and reset vector handling improvements Message-ID: References: <20260312-imx943-rproc-v1-0-3e66596592a8@nxp.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: On Fri, Mar 20, 2026 at 11:19:06AM +0200, Daniel Baluta wrote: > On 3/12/26 14:36, Peng Fan (OSS) wrote: > > This series adds remoteproc support for the i.MX94 family, including the > > CM70, CM71, and CM33S cores, and introduces a new device‑tree property to > > correctly derive the hardware reset vector for Cortex‑M processors whose > > ELF entry point does not directly correspond to the actual reset address. > > > > Background: > > Cortex‑M processors fetch their initial SP and PC from a fixed reset vector > > table. While ELF images embed the entry point (e_entry), this value is > > not always aligned to the hardware reset address. On platforms such as > > i.MX94 CM33S, masking is required to compute the correct reset vector > > address before programming the SoC reset registers. > > What happens if the reset vector is at 0 and the e_entry point is at 0x800...? > > In this case masking will no longer work! Can we implement a generic approach? > I will wait to see an R-B from Daniel before looking at this set. Thanks, Mathieu > > > > > Similarly, on i.MX95, the existing implementation always programs a reset > > vector of 0x0, which only works when executing entirely from TCM. When > > firmware is loaded into DDR, the driver must pass the correct reset vector > > to the SM CPU/LMM interfaces. > > > > This series addresses these issues and provides the necessary DT bindings > > and driver support. > > > > Summary of patches: > > [1]dt-bindings: remoteproc: imx-rproc: Introduce fsl,reset-vector-mask > > Adds a new DT property allowing SoCs to specify a mask for deriving the > > hardware reset vector from the ELF entry point. > > > > [2]dt-bindings: remoteproc: imx-rproc: Support i.MX9[4,52] > > Adds compatible strings for i.MX94 CM70, CM71, and CM33S processors. > > > > [3]remoteproc: imx_rproc: Pass bootaddr to SM CPU/LMM reset vector > > Ensures the correct reset vector is passed to SM APIs by introducing a > > driver‑level helper (imx_rproc_get_boot_addr()) that applies the > > reset‑vector mask. > > > > [4]remoteproc: imx_rproc: Add support for i.MX94 remoteproc > > Adds address translation tables and configuration data for CM70, CM71, > > and CM33S, enabling full remoteproc operation on i.MX94. > > > > Signed-off-by: Peng Fan > > --- > > Peng Fan (4): > > dt-bindings: remoteproc: imx-rproc: Introduce fsl,reset-vector-mask > > dt-bindings: remoteproc: imx-rproc: Support i.MX94 > > remoteproc: imx_rproc: Pass bootaddr to SM CPU/LMM reset vector > > remoteproc: imx_rproc: Add support for i.MX94 > > > > .../bindings/remoteproc/fsl,imx-rproc.yaml | 9 +++ > > drivers/remoteproc/imx_rproc.c | 85 +++++++++++++++++++++- > > 2 files changed, 91 insertions(+), 3 deletions(-) > > --- > > base-commit: 7109a2155340cc7b21f27e832ece6df03592f2e8 > > change-id: 20260311-imx943-rproc-2050e00b65f7 > > > > Best regards, > >