From: Thomas Gleixner <tglx@linutronix.de>
To: Tim Chen <tim.c.chen@linux.intel.com>
Cc: Dave Hansen <dave.hansen@intel.com>,
Ingo Molnar <mingo@redhat.com>, "H. Peter Anvin" <hpa@zytor.com>,
Herbert Xu <herbert@gondor.apana.org.au>,
Chandramouli Narayanan <mouli@linux.intel.com>,
x86@kernel.org, linux-kernel@vger.kernel.org,
Borislav Petkov <bp@suse.de>,
mouli_7982@yahoo.com
Subject: Re: [PATCH] sha: Enable cpuid check for Intel SHA extensions implementations
Date: Tue, 18 Aug 2015 18:46:51 +0200 (CEST) [thread overview]
Message-ID: <alpine.DEB.2.11.1508181846160.3873@nanos> (raw)
In-Reply-To: <1439850820.21627.11.camel@schen9-desk2.jf.intel.com>
On Mon, 17 Aug 2015, Tim Chen wrote:
> Signed-off-by: Chandramouli Narayanan <mouli@linux.intel.com>
> Signed-off-by: Tim Chen <tim.c.chen@linux.intel.com>
And now the question who authored this complex one liner ....
> ---
> arch/x86/include/asm/cpufeature.h | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h
> index 3d6606f..a94f83d 100644
> --- a/arch/x86/include/asm/cpufeature.h
> +++ b/arch/x86/include/asm/cpufeature.h
> @@ -239,6 +239,7 @@
> #define X86_FEATURE_AVX512PF ( 9*32+26) /* AVX-512 Prefetch */
> #define X86_FEATURE_AVX512ER ( 9*32+27) /* AVX-512 Exponential and Reciprocal */
> #define X86_FEATURE_AVX512CD ( 9*32+28) /* AVX-512 Conflict Detection */
> +#define X86_FEATURE_SHA_NI ( 9*32+29) /* SHA1/SHA256 Instruction Extensions */
>
> /* Extended state features, CPUID level 0x0000000d:1 (eax), word 10 */
> #define X86_FEATURE_XSAVEOPT (10*32+ 0) /* XSAVEOPT */
> --
> 1.8.3.1
>
>
>
>
next prev parent reply other threads:[~2015-08-18 16:47 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-17 20:44 [PATCH] sha: Enable cpuid check for Intel SHA extensions implementations Tim Chen
2015-08-17 21:19 ` Dave Hansen
2015-08-17 22:33 ` Tim Chen
2015-08-18 16:46 ` Thomas Gleixner [this message]
2015-08-19 16:49 ` Tim Chen
2015-08-20 4:08 ` Borislav Petkov
2015-08-20 15:03 ` Tim Chen
2015-08-20 20:02 ` Thomas Gleixner
2015-08-21 21:56 ` Tim Chen
2015-08-22 9:21 ` [tip:x86/cpufeature] x86/cpufeatures: Enable cpuid for Intel SHA extensions tip-bot for Tim Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.DEB.2.11.1508181846160.3873@nanos \
--to=tglx@linutronix.de \
--cc=bp@suse.de \
--cc=dave.hansen@intel.com \
--cc=herbert@gondor.apana.org.au \
--cc=hpa@zytor.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=mouli@linux.intel.com \
--cc=mouli_7982@yahoo.com \
--cc=tim.c.chen@linux.intel.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox