Re: [PATCH] perf/x86/intel: Add counter freezing quirk for Goldmont

Andi Kleen
2018-10-03T14:33:15Z

> There is another variant of model/stepping micro code verification code in
> intel_snb_pebs_broken(). Can we please make this table based and use a
> common function? That's certainly not the last quirk we're going to have.

I have a patch to add a table driven microcode matcher for another fix.
Will post shortly.

-Andi