From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B27D27470 for ; Fri, 23 Jan 2026 19:51:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197871; cv=none; b=YkelObApug/3EIQfoimdEJqpwHQC0QpcrPbLBvDqf72p+liTfxlu3qWXwt9q21lTeZmWSKTnItrBMnGhyNVeLlecmf5Ppo51OYj6qhPSFRvn+rwlUAmz3B0gmSE25Hth1NfKCzRob3ttV/DxsWZ/vL4P8+H0J5on/vGUs/+RJV8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769197871; c=relaxed/simple; bh=kx6N8Fat+v4rKXAq3jr9szVFIZj8vDQESPGqHR9vba4=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=RQ0ZZIY1+O9pr9z9v8bEsCjZfmAxVrwVaUuZqePdWMTw8DUBdr8WqXF67HiZqhrcf4sSTougyd0ZUZ76sKfc8nqAzGvYoKcWNgr1CcbLxMKVuRFCvSDofGCPKhF69UslKh04AcrFiMGDkY9wdX3f4KFBoeVh/ek1Us9ScagnqMI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=vO3kAepe; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="vO3kAepe" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-47ee301a06aso29410695e9.0 for ; Fri, 23 Jan 2026 11:51:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769197868; x=1769802668; darn=vger.kernel.org; h=content-disposition:mime-version:message-id:subject:cc:to:from:date :from:to:cc:subject:date:message-id:reply-to; bh=8jNsJjXS8M5t/mEUZRdZlxrFzfCZpFMkBqFJLBshMIk=; b=vO3kAepe+aFIJKsU8yTO/kodsox4ao6cA3nXcJksSe9lni0T/QJXRBAUK/a6Fyqyqg ek9chWU2/CKKNc4/pZtSWQzl0wwxqwD6KXqCGpeyYdJs6Dfolq5U4SnmOORRWmRYKKI4 aysqphxgC8fHk5m39nwZ9SnWPuKj5dAEBUCUh4Q0VUr7GMajixL8Nt+y9lVlV1d4JAHI YfTzd/0llFEhNtji7cMS5JuolFnseBvPaXHMrc3Qhi68IzZrTWtMRT1L0ZrToh+XokPJ dxwKq32isEIPAQrg+CN1WXqURVQSIXToLaIC9JB8SBi6kjERsnv5ci9ALNBKH2En3PW1 UKkQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769197868; x=1769802668; h=content-disposition:mime-version:message-id:subject:cc:to:from:date :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8jNsJjXS8M5t/mEUZRdZlxrFzfCZpFMkBqFJLBshMIk=; b=a/CMQp6UQbmhDNKlb40rrLDaaejNtfgJJrotw2+a6uNm/EWj+zIELQ/EHMiVBFWhFC iIEyrWNrRTXPTNSI+qer7xevUHh3009yxy/8uOaaEK/safVobBgXdUv6dCdW4LHeUquQ 4CnDhUt2Hu0B/kXQN9lBwyUmsdl2Y/dNRoYJJewu8BfAqg0OEFqxnRCwOkIvKTDVpAU3 67plIxYqnQZPCRHtX90nBFz33CYyyqe+8jm61/I3oqm8VfWttydXhrg43Jr6UHIC6wVi s3n+KSJLfWX6DhzVo41I0WiZktgkrHc9eMuQSkdW5rx7ywUZa8wv/vemH0lVXuDAr5wl MzCA== X-Forwarded-Encrypted: i=1; AJvYcCUF1NAar8BWfcx6zzXDPJteCzVK29xnoKF4wA5o9lDnBMD5YmIBo2JiiRU0XFn9HFXnw5gKQgF171Z3OM4=@vger.kernel.org X-Gm-Message-State: AOJu0YyXaExc9H7VuV4Ivh7Ri4Ef6kW099NJxLavDPe5TgBZNy53Mzah 6+uMckkoPBGwIC2Dj/mO43ysjx2Zge/tRcvQTNT1xhla4YafVoppz2yjCIT938QBepHtbszTj/N Q/RDytUE= X-Gm-Gg: AZuq6aJCUGJ91VZuGJ6kkMriIb0cJ/wfABFRH+72v3gTfZKL/lfKhPb0Vw+rOZCgnhu xvHQjJWPtDwtvMQbZJ9D2jRS8qAPXMl1U5O5cVp2WVcjLvw75cmKORDefzXKmKtDAjMDivZIink SQRUerjBMbHY+r5ikcSZBs0G4yoy0Iu6Fl80WXA8IaWHD4kzj114+EQQiEXCsakoRQyNN6QAzXt pW+hwNWmWPxEf6dcXV/yJnZAnsjtVMMR/NcuYvgSR7qsPxjIrjBiRDKKR4oYttI90QhUDmTbmHY SmoJQYjkNc7HkxM8aux1AuhMKi67Ab/RhTmIMbj75d3tGz0euIl9npOgkpdQAKEy6oL1Pb1ztbx GSnudl7M09ExkQPPI2vb2PFcZwP7nEkBwOHjndH5gy10qCQAu+aV3fJfZad56PP8Eu7u1b3Tq3X quf6KIDREm8SRH5MtI X-Received: by 2002:a05:600c:5494:b0:480:1e9e:f9d with SMTP id 5b1f17b1804b1-4804c94810fmr65373435e9.8.1769197868314; Fri, 23 Jan 2026 11:51:08 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4804d8a5c32sm94300895e9.11.2026.01.23.11.51.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Jan 2026 11:51:07 -0800 (PST) Date: Fri, 23 Jan 2026 22:51:04 +0300 From: Dan Carpenter To: Chester Lin Cc: Alexandre Torgue , Andrew Lunn , Conor Dooley , "David S. Miller" , devicetree@vger.kernel.org, Eric Dumazet , Fabio Estevam , Ghennadi Procopciuc , imx@lists.linux.dev, Jakub Kicinski , Jan Petrous , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, Matthias Brugger , Maxime Coquelin , netdev@vger.kernel.org, NXP S32 Linux Team , Paolo Abeni , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Frank Li , linaro-s32@linaro.org Subject: [PATCH v4 0/3] s32g: Use a syscon for GPR Message-ID: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline The s32g devices have a GPR register region which holds a number of miscellaneous registers. Currently only the stmmac/dwmac-s32.c uses anything from there and we just add a line to the device tree to access that GMAC_0_CTRL_STS register: reg = <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ I have included the whole list of registers below. We still have to maintain backwards compatibility to this format, of course, but it would be better to access these registers through a syscon. Putting all the registers together is more organized and shows how the hardware actually is implemented. Secondly, in some versions of this chipset those registers can only be accessed via SCMI. It's relatively straight forward to handle this by writing a syscon driver and registering it with of_syscon_register_regmap() but it's complicated to deal with if the registers aren't grouped together. Changes since v3: * Fix the yaml file format * Add netdev to the CC list on all emails so the CI triggers Changes since v2: * Improve the documentation in .../bindings/net/nxp,s32-dwmac.yaml * "[PATCH v2 2/4] dt-bindings: mfd: syscon: Document the GPR syscon for the NXP S32 SoCs" was applied so drop it. Changes since v1: * Add imx@lists.linux.dev to the CC list. * Fix forward porting bug. s/PHY_INTF_SEL_RGMII/S32_PHY_INTF_SEL_RGMII/ * Use the correct SoC names nxp,s32g2-gpr and nxp,s32g3-gpr instead of nxp,s32g-gpr which is the SoC family. * Fix the phandle name by adding the vendor prefix * Fix the documentation for the phandle * Remove #address-cells and #size-cells from the syscon block Here is the whole list of registers in the GPR region Starting from 0x4007C000 0 Software-Triggered Faults (SW_NCF) 4 GMAC Control (GMAC_0_CTRL_STS) 28 CMU Status 1 (CMU_STATUS_REG1) 2C CMUs Status 2 (CMU_STATUS_REG2) 30 FCCU EOUT Override Clear (FCCU_EOUT_OVERRIDE_CLEAR_REG) 38 SRC POR Control (SRC_POR_CTRL_REG) 54 GPR21 (GPR21) 5C GPR23 (GPR23) 60 GPR24 Register (GPR24) CC Debug Control (DEBUG_CONTROL) F0 Timestamp Control (TIMESTAMP_CONTROL_REGISTER) F4 FlexRay OS Tick Input Select (FLEXRAY_OS_TICK_INPUT_SELECT_REG) FC GPR63 Register (GPR63) Starting from 0x4007CA00 0 Coherency Enable for PFE Ports (PFE_COH_EN) 4 PFE EMAC Interface Mode (PFE_EMACX_INTF_SEL) 20 PFE EMACX Power Control (PFE_PWR_CTRL) 28 Error Injection on Cortex-M7 AHB and AXI Pipe (CM7_TCM_AHB_SLICE) 2C Error Injection AHBP Gasket Cortex-M7 (ERROR_INJECTION_AHBP_GASKET_CM7) 40 LLCE Subsystem Status (LLCE_STAT) 44 LLCE Power Control (LLCE_CTRL) 48 DDR Urgent Control (DDR_URGENT_CTRL) 4C FTM Global Load Control (FLXTIM_CTRL) 50 FTM LDOK Status (FLXTIM_STAT) 54 Top CMU Status (CMU_STAT) 58 Accelerator NoC No Pending Trans Status (NOC_NOPEND_TRANS) 90 SerDes RD/WD Toggle Control (PCIE_TOGGLE) 94 SerDes Toggle Done Status (PCIE_TOGGLEDONE_STAT) E0 Generic Control 0 (GENCTRL0) E4 Generic Control 1 (GENCTRL1) F0 Generic Status 0 (GENSTAT0) FC Cortex-M7 AXI Parity Error and AHBP Gasket Error Alarm (CM7_AXI_AHBP_GASKET_ERROR_ALARM) Starting from 4007C800 4 GPR01 Register (GPR01) 30 GPR12 Register (GPR12) 58 GPR22 Register (GPR22) 70 GPR28 Register (GPR28) 74 GPR29 Register (GPR29) Starting from 4007CB00 4 WKUP Pad Pullup/Pulldown Select (WKUP_PUS) Dan Carpenter (3): net: stmmac: s32: use a syscon for S32_PHY_INTF_SEL_RGMII dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon dts: s32g: Add GPR syscon region .../bindings/net/nxp,s32-dwmac.yaml | 12 ++++++++++ arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 +++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 +++++ .../net/ethernet/stmicro/stmmac/dwmac-s32.c | 23 +++++++++++++++---- 4 files changed, 42 insertions(+), 5 deletions(-) -- 2.51.0 *** BLURB HERE *** Dan Carpenter (3): net: stmmac: s32: use a syscon for S32_PHY_INTF_SEL_RGMII dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon dts: s32g: Add GPR syscon region .../bindings/net/nxp,s32-dwmac.yaml | 13 +++++++++++ arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 +++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 +++++ .../net/ethernet/stmicro/stmmac/dwmac-s32.c | 23 +++++++++++++++---- 4 files changed, 43 insertions(+), 5 deletions(-) -- 2.51.0