From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 120CB2FF169 for ; Wed, 28 Jan 2026 09:54:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594043; cv=none; b=auk59wHNNh8/P2QlEBi2t08983f9txuiIy7hTmeBdhoF2c1pT4sfPim9qtXuXvvCMzvcNNlu1v5SbdjLjpLKk6kFPYbp4mc5WIdFbb7RZUCuGQJOwHA7MCkWca+k+5ONS147RQV3kY79PZlCrnKXi/X+B2ySuVCD1irwhlCN0xE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594043; c=relaxed/simple; bh=F4IKa6rLYVWEFkv/IgXWcLrQfKoUBWLsvQ8TAjo1Q+4=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=cxoM+HUJdT8CMQsbVOHRS03f4GOwpuZP0AVrFiOpmSKz4pA3jB6l9+9fNIaNtYvEYDori2f1ua0B9TGj/fC4ZdPrIrB2C4c89tZPfSGsD0EWBUmWYO2IqbMxZCUm3eEU0vuq9DjnCXo2n+2G1fE0c4dlmsd1NQiS5aGsiAlI/cw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=uFVrayuy; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="uFVrayuy" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-47ee07570deso50892945e9.1 for ; Wed, 28 Jan 2026 01:54:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769594039; x=1770198839; darn=vger.kernel.org; h=content-disposition:mime-version:message-id:subject:cc:to:from:date :from:to:cc:subject:date:message-id:reply-to; bh=bvsllvRxaSRJovqhkHtFHrVWBKQNv1To0hacwlFk6IM=; b=uFVrayuyFmoazzuD7O2pbOx7KTxSkXGuj53yTExaGtXqEWdX2ko2tGFAHZXoFnOShE GNTa5IdRS9UUc6LkUzBeumTBjE9/ulM7tos4HE37jG/zTQyjmfQeyQhDtphX0G9Y6AX/ aE5O5xhyFi+1NxZnL3pIexzKE81nDJR+sI+NycpEofDAd3D1VNJa4eXeVakgtYoJti1P zy6CjDh9l4rrgfPv6EhNH/3AW0zuX119LzSD4iVlOeQ4Im9o3qh+pBKH2vX+7rhSeFoS CVTIRtkL6myvhLCV/XXH7WDPrdM6t9BqgflLSIlILNC0eFGe3zCPhBL4IhnbRwWVC44W PY2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769594039; x=1770198839; h=content-disposition:mime-version:message-id:subject:cc:to:from:date :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=bvsllvRxaSRJovqhkHtFHrVWBKQNv1To0hacwlFk6IM=; b=FY27LFsaEvs3fiLS0iVt1cPxctwkMfUR5aHV6WBqDD2D8ySwXC3Q5b1s9/qpaorKJ6 yOcAajCjjhk2T75Tik9IBuvVgidKpiFHu3EG73MyaTWGTb5/en6Oz4D5ZYHxZz3O66De eWRyVaduKnGc2cQ4h2qZpv4tVwYwQUWOgO/Zk+hrSurKvR+xE1kUwSoTJCUttTERVrRG 6BLxqK5Nkm+3vk9iWc6rXhPYB7fnyedeEw/ED7FrfzEkuPwpIqPAF/L5nRGrC0qiAMtH lIiHMuiTx/960TT7O4k5A4gmaQoj1zKm/Fi1kkL0XlEiq/pU9HdovN5F3PQWcZWluaI4 2AgQ== X-Forwarded-Encrypted: i=1; AJvYcCVEosDkbROn1Zf/6IrEZn/Fx9OeBKFPD1fmBQMCts6GFi6O+k3D8Z5yFl09cFX/r0YhwV4TAHmbdzzZpEE=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+J+Ag8GHWsM1Bbj2Mvs45QFJi0MJ4sEmsrcDSRYOr6zuh3avA ACboTXLntwJ1a4Dqj0+Ek+0Je+5avtfPjwYaGHVg/sXCmrL84vMiAIJy0C1dguDCKZU= X-Gm-Gg: AZuq6aKIQ7EQHqIAWT9Zkau8l7eWSOwhc4hkts21f795QsBe5TGlPLQbwi4nhtT8Oak 5WVb9zbT9vlHB/uodsNOy/kF5aarIfIpyTrB/4BmuT+tSSSor5uMZPB4R6R6Wk4BoEQZuG/Lxvz MWa8TvihkztZMDUtMx6XbdunVXzmzYGRrPt2uDMSythU43TtVkLk4Q8nNGEOi6U9z/M8lKCU7gV j0Ac7Wn1bClrTAGqWAGvh6na9CVWKB2y42jS1rhJheH0oQiPYVY/j7Igd9f/2uXX+UMcSi5e+66 cmtHbVtJgH5E1D0lvfeFa/fCVeI6nY4Hica1yr5BenUPdp1xjNfAItd9zRHv8XDpQsRc5j+HWGy Hrk7hP2tGeWRDZYKCxk+tZeOKkWDwbNR0cbxGwohykTzKlYtbE2JJGQ4Otj3ZW665y7cNFpbCXN 5iwDYEEc9KdpJo0uQR X-Received: by 2002:a05:600c:83c4:b0:47e:e946:3a57 with SMTP id 5b1f17b1804b1-48069ca552amr51714835e9.36.1769594039364; Wed, 28 Jan 2026 01:53:59 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1354205sm5836437f8f.41.2026.01.28.01.53.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 01:53:58 -0800 (PST) Date: Wed, 28 Jan 2026 12:53:55 +0300 From: Dan Carpenter To: Chester Lin Cc: Alexandre Torgue , Andrew Lunn , Conor Dooley , "David S. Miller" , devicetree@vger.kernel.org, Eric Dumazet , Fabio Estevam , Ghennadi Procopciuc , imx@lists.linux.dev, Jakub Kicinski , Jan Petrous , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, Matthias Brugger , Maxime Coquelin , netdev@vger.kernel.org, NXP S32 Linux Team , Paolo Abeni , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo Subject: [PATCH v5 0/3] s32g: Use a syscon for GPR Message-ID: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline The s32g devices have a GPR register region which holds a number of miscellaneous registers. Currently only the stmmac/dwmac-s32.c uses anything from there and we just add a line to the device tree to access that GMAC_0_CTRL_STS register: reg = <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ I have included the whole list of registers below. We still have to maintain backwards compatibility to this format, of course, but it would be better to access these registers through a syscon. Putting all the registers together is more organized and shows how the hardware actually is implemented. Secondly, in some versions of this chipset those registers can only be accessed via SCMI. It's relatively straight forward to handle this by writing a syscon driver and registering it with of_syscon_register_regmap() but it's complicated to deal with if the registers aren't grouped together. Changes since v4: * Return an error if regmap_write() fails * Add Rob's Reviewed-by tag to the yaml patch. Changes since v3: * Fix the yaml file format * Add netdev to the CC list on all emails so the CI triggers Changes since v2: * Improve the documentation in .../bindings/net/nxp,s32-dwmac.yaml * "[PATCH v2 2/4] dt-bindings: mfd: syscon: Document the GPR syscon for the NXP S32 SoCs" was applied so drop it. Changes since v1: * Add imx@lists.linux.dev to the CC list. * Fix forward porting bug. s/PHY_INTF_SEL_RGMII/S32_PHY_INTF_SEL_RGMII/ * Use the correct SoC names nxp,s32g2-gpr and nxp,s32g3-gpr instead of nxp,s32g-gpr which is the SoC family. * Fix the phandle name by adding the vendor prefix * Fix the documentation for the phandle * Remove #address-cells and #size-cells from the syscon block Here is the whole list of registers in the GPR region Starting from 0x4007C000 0 Software-Triggered Faults (SW_NCF) 4 GMAC Control (GMAC_0_CTRL_STS) 28 CMU Status 1 (CMU_STATUS_REG1) 2C CMUs Status 2 (CMU_STATUS_REG2) 30 FCCU EOUT Override Clear (FCCU_EOUT_OVERRIDE_CLEAR_REG) 38 SRC POR Control (SRC_POR_CTRL_REG) 54 GPR21 (GPR21) 5C GPR23 (GPR23) 60 GPR24 Register (GPR24) CC Debug Control (DEBUG_CONTROL) F0 Timestamp Control (TIMESTAMP_CONTROL_REGISTER) F4 FlexRay OS Tick Input Select (FLEXRAY_OS_TICK_INPUT_SELECT_REG) FC GPR63 Register (GPR63) Starting from 0x4007CA00 0 Coherency Enable for PFE Ports (PFE_COH_EN) 4 PFE EMAC Interface Mode (PFE_EMACX_INTF_SEL) 20 PFE EMACX Power Control (PFE_PWR_CTRL) 28 Error Injection on Cortex-M7 AHB and AXI Pipe (CM7_TCM_AHB_SLICE) 2C Error Injection AHBP Gasket Cortex-M7 (ERROR_INJECTION_AHBP_GASKET_CM7) 40 LLCE Subsystem Status (LLCE_STAT) 44 LLCE Power Control (LLCE_CTRL) 48 DDR Urgent Control (DDR_URGENT_CTRL) 4C FTM Global Load Control (FLXTIM_CTRL) 50 FTM LDOK Status (FLXTIM_STAT) 54 Top CMU Status (CMU_STAT) 58 Accelerator NoC No Pending Trans Status (NOC_NOPEND_TRANS) 90 SerDes RD/WD Toggle Control (PCIE_TOGGLE) 94 SerDes Toggle Done Status (PCIE_TOGGLEDONE_STAT) E0 Generic Control 0 (GENCTRL0) E4 Generic Control 1 (GENCTRL1) F0 Generic Status 0 (GENSTAT0) FC Cortex-M7 AXI Parity Error and AHBP Gasket Error Alarm (CM7_AXI_AHBP_GASKET_ERROR_ALARM) Starting from 4007C800 4 GPR01 Register (GPR01) 30 GPR12 Register (GPR12) 58 GPR22 Register (GPR22) 70 GPR28 Register (GPR28) 74 GPR29 Register (GPR29) Starting from 4007CB00 4 WKUP Pad Pullup/Pulldown Select (WKUP_PUS) Dan Carpenter (3): net: stmmac: s32: use a syscon for S32_PHY_INTF_SEL_RGMII dt-bindings: net: nxp,s32-dwmac: Use the GPR syscon dts: s32g: Add GPR syscon region .../bindings/net/nxp,s32-dwmac.yaml | 13 +++++++++ arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++ .../net/ethernet/stmicro/stmmac/dwmac-s32.c | 28 +++++++++++++++---- 4 files changed, 47 insertions(+), 6 deletions(-) -- 2.51.0