From: Nicolin Chen <nicolinc@nvidia.com>
To: <will@kernel.org>, <robin.murphy@arm.com>, <jgg@nvidia.com>
Cc: <joro@8bytes.org>, <praan@google.com>, <mmarrid@nvidia.com>,
<kees@kernel.org>, <Alexander.Grest@microsoft.com>,
<baolu.lu@linux.intel.com>, <smostafa@google.com>,
<linux-arm-kernel@lists.infradead.org>, <iommu@lists.linux.dev>,
<linux-kernel@vger.kernel.org>
Subject: [PATCH RFTv1 0/3] iommu/arm-smmu-v3: Add PRI support
Date: Tue, 3 Mar 2026 12:13:04 -0800 [thread overview]
Message-ID: <cover.1772568590.git.nicolinc@nvidia.com> (raw)
Due to a prior lack of real-world hardware support, the SMMUv3 driver does
not handles events on the PRI queue nor respond to IOPF faults.
NVIDIA has introduced a new SoC that supports PRI, and other vendors might
likely have hardware requiring this feature as well. It's time to fill the
missing pieces in the driver by leveraging the IOPF infrastructure:
- Convert PRI events from the PRI queue into iopf_faults
- Respond to iopf_faults by issuing CMDQ_OP_PRI_RESP
These patches were initially written on an older kernel and lightly tested
on NVIDIA SoC. I have rebased/reworked them on top of v7.0-rc2, so further
testing is required.
This is on Github:
https://github.com/nicolinc/iommufd/commits/smmuv3_pri-v1
Malak Marrid (3):
iommu/arm-smmu-v3: Drain in-flight fault handlers
iommu/arm-smmu-v3: Submit CMDQ_OP_PRI_RESP for IOPF event
iommu/arm-smmu-v3: Support PRI Page Request
drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 135 +++++++++++++-------
1 file changed, 86 insertions(+), 49 deletions(-)
--
2.43.0
next reply other threads:[~2026-03-03 20:13 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-03 20:13 Nicolin Chen [this message]
2026-03-03 20:13 ` [PATCH RFTv1 1/3] iommu/arm-smmu-v3: Drain in-flight fault handlers Nicolin Chen
2026-03-06 23:12 ` Jason Gunthorpe
2026-03-06 23:45 ` Nicolin Chen
2026-03-03 20:13 ` [PATCH RFTv1 2/3] iommu/arm-smmu-v3: Submit CMDQ_OP_PRI_RESP for IOPF event Nicolin Chen
2026-03-03 20:13 ` [PATCH RFTv1 3/3] iommu/arm-smmu-v3: Support PRI Page Request Nicolin Chen
2026-03-09 11:04 ` Shameer Kolothum Thodi
2026-03-11 17:56 ` Nicolin Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1772568590.git.nicolinc@nvidia.com \
--to=nicolinc@nvidia.com \
--cc=Alexander.Grest@microsoft.com \
--cc=baolu.lu@linux.intel.com \
--cc=iommu@lists.linux.dev \
--cc=jgg@nvidia.com \
--cc=joro@8bytes.org \
--cc=kees@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mmarrid@nvidia.com \
--cc=praan@google.com \
--cc=robin.murphy@arm.com \
--cc=smostafa@google.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox