From: Hans de Goede <hdegoede@redhat.com>
To: Gayatri Kammela <gayatri.kammela@intel.com>,
platform-driver-x86@vger.kernel.org
Cc: mgross@linux.intel.com, irenic.rajneesh@gmail.com,
andriy.shevchenko@linux.intel.com, vicamo.yang@canonical.com,
srinivas.pandruvada@intel.com, david.e.box@intel.com,
chao.qin@intel.com, linux-kernel@vger.kernel.org,
tamar.mashiah@intel.com, gregkh@linuxfoundation.org,
rajatja@google.com, Shyam-sundar.S-k@amd.com,
Alexander.Deucher@amd.com, mlimonci@amd.com
Subject: Re: [PATCH v6 0/5] Add Alder Lake PCH-S support to PMC core driver
Date: Tue, 3 Aug 2021 14:19:20 +0200 [thread overview]
Message-ID: <e28d7d75-a7f2-eae2-f884-9a21ff6555d7@redhat.com> (raw)
In-Reply-To: <cover.1627710765.git.gayatri.kammela@intel.com>
Hi Gayatri,
On 7/31/21 8:07 AM, Gayatri Kammela wrote:
> Hi,
> The patch series move intel_pmc_core* files to pmc subfolder as well as
> add Alder Lake PCH-S support to PMC core driver.
>
> Patch 1: Move intel_pmc_core* files to pmc subfolder
> Patch 2: Add Alderlake support to pmc core driver
> Patch 3: Add Latency Tolerance Reporting (LTR) support to Alder Lake
> Patch 4: Add Alder Lake low power mode support for pmc core
> Patch 5: Add GBE Package C10 fix for Alder Lake
>
> Changes since v1:
> 1) Add patch 1 to v2 i.e., Move intel_pmc_core* files to pmc subfolder.
> 2) Modify commit message for patch 2.
>
> Changes since v2:
> 1) Dropped intel_pmc_ prefix from the file names.
>
> Changes since v3:
> 1) Fixed an error reported by lkp.
>
> Changes since v4:
> 1) Updated MAINTAINERS
>
> Changes since v5:
> 1) Fixed an module name error reported by Chao Qin
Thank you for fixing this.
I expect that you will send a new version addressing Andy's remarks,
so I'm going to drop this version from my queue.
Regards,
Hans
> David E. Box (1):
> platform/x86/intel: pmc/core: Add GBE Package C10 fix for Alder Lake
> PCH
>
> Gayatri Kammela (4):
> platform/x86/intel: intel_pmc_core: Move intel_pmc_core* files to pmc
> subfolder
> platform/x86/intel: pmc/core: Add Alderlake support to pmc core driver
> platform/x86/intel: pmc/core: Add Latency Tolerance Reporting (LTR)
> support to Alder Lake
> platform/x86/intel: pmc/core: Add Alder Lake low power mode support
> for pmc core
>
> MAINTAINERS | 2 +-
> drivers/platform/x86/Kconfig | 21 --
> drivers/platform/x86/Makefile | 1 -
> drivers/platform/x86/intel/Kconfig | 1 +
> drivers/platform/x86/intel/Makefile | 1 +
> drivers/platform/x86/intel/pmc/Kconfig | 22 ++
> drivers/platform/x86/intel/pmc/Makefile | 6 +
> .../{intel_pmc_core.c => intel/pmc/core.c} | 309 +++++++++++++++++-
> .../{intel_pmc_core.h => intel/pmc/core.h} | 17 +
> .../pmc/pltdrv.c} | 0
> 10 files changed, 353 insertions(+), 27 deletions(-)
> create mode 100644 drivers/platform/x86/intel/pmc/Kconfig
> create mode 100644 drivers/platform/x86/intel/pmc/Makefile
> rename drivers/platform/x86/{intel_pmc_core.c => intel/pmc/core.c} (85%)
> rename drivers/platform/x86/{intel_pmc_core.h => intel/pmc/core.h} (95%)
> rename drivers/platform/x86/{intel_pmc_core_pltdrv.c => intel/pmc/pltdrv.c} (100%)
>
> Cc: Srinivas Pandruvada <srinivas.pandruvada@intel.com>
> Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> Cc: David Box <david.e.box@intel.com>
> Cc: You-Sheng Yang <vicamo.yang@canonical.com>
> Cc: Hans de Goede <hdegoede@redhat.com>
> Cc: Rajneesh Bhardwaj <irenic.rajneesh@gmail.com>
> Cc: Chao Qin <chao.qin@intel.com>
>
> base-commit: c7d102232649226a69dddd58a4942cf13cff4f7c
>
next prev parent reply other threads:[~2021-08-03 12:19 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-31 6:07 [PATCH v6 0/5] Add Alder Lake PCH-S support to PMC core driver Gayatri Kammela
2021-07-31 6:07 ` [PATCH v6 1/5] platform/x86/intel: intel_pmc_core: Move intel_pmc_core* files to pmc subfolder Gayatri Kammela
2021-07-31 8:41 ` Andy Shevchenko
2021-08-16 16:59 ` Kammela, Gayatri
2021-07-31 6:07 ` [PATCH v6 2/5] platform/x86/intel: pmc/core: Add Alderlake support to pmc core driver Gayatri Kammela
2021-07-31 6:07 ` [PATCH v6 3/5] platform/x86/intel: pmc/core: Add Latency Tolerance Reporting (LTR) support to Alder Lake Gayatri Kammela
2021-07-31 6:07 ` [PATCH v6 4/5] platform/x86/intel: pmc/core: Add Alder Lake low power mode support for pmc core Gayatri Kammela
2021-07-31 6:07 ` [PATCH v6 5/5] platform/x86/intel: pmc/core: Add GBE Package C10 fix for Alder Lake PCH Gayatri Kammela
2021-07-31 8:43 ` Andy Shevchenko
2021-08-03 12:19 ` Hans de Goede [this message]
2021-08-16 17:03 ` [PATCH v6 0/5] Add Alder Lake PCH-S support to PMC core driver Kammela, Gayatri
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e28d7d75-a7f2-eae2-f884-9a21ff6555d7@redhat.com \
--to=hdegoede@redhat.com \
--cc=Alexander.Deucher@amd.com \
--cc=Shyam-sundar.S-k@amd.com \
--cc=andriy.shevchenko@linux.intel.com \
--cc=chao.qin@intel.com \
--cc=david.e.box@intel.com \
--cc=gayatri.kammela@intel.com \
--cc=gregkh@linuxfoundation.org \
--cc=irenic.rajneesh@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mgross@linux.intel.com \
--cc=mlimonci@amd.com \
--cc=platform-driver-x86@vger.kernel.org \
--cc=rajatja@google.com \
--cc=srinivas.pandruvada@intel.com \
--cc=tamar.mashiah@intel.com \
--cc=vicamo.yang@canonical.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox