From: "Arınç ÜNAL" <arinc.unal@arinc9.com>
To: Daniel Golle <daniel@makrotopia.org>,
netdev@vger.kernel.org, linux-mediatek@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org,
Russell King <linux@armlinux.org.uk>,
Heiner Kallweit <hkallweit1@gmail.com>,
Lorenzo Bianconi <lorenzo@kernel.org>,
Mark Lee <Mark-MC.Lee@mediatek.com>,
John Crispin <john@phrozen.org>, Felix Fietkau <nbd@nbd.name>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>,
Matthias Brugger <matthias.bgg@gmail.com>,
DENG Qingfang <dqfext@gmail.com>,
Landen Chao <Landen.Chao@mediatek.com>,
Sean Wang <sean.wang@mediatek.com>,
Paolo Abeni <pabeni@redhat.com>, Jakub Kicinski <kuba@kernel.org>,
Eric Dumazet <edumazet@google.com>,
"David S. Miller" <davem@davemloft.net>,
Vladimir Oltean <olteanv@gmail.com>,
Florian Fainelli <f.fainelli@gmail.com>,
Andrew Lunn <andrew@lunn.ch>,
Vladimir Oltean <vladimir.oltean@nxp.com>
Cc: "Bjørn Mork" <bjorn@mork.no>,
"Frank Wunderlich" <frank-w@public-files.de>,
"Alexander Couzens" <lynxis@fe80.eu>
Subject: Re: [PATCH net-next v13 11/16] net: dsa: mt7530: use external PCS driver
Date: Tue, 14 Mar 2023 20:16:35 +0300 [thread overview]
Message-ID: <e99cc7d1-554d-5d4d-e69a-a38ded02bb08@arinc9.com> (raw)
In-Reply-To: <2ac2ee40d3b0e705461b50613fda6a7edfdbc4b3.1678357225.git.daniel@makrotopia.org>
On 9.03.2023 13:57, Daniel Golle wrote:
> Implement regmap access wrappers, for now only to be used by the
> pcs-mtk driver.
> Make use of external PCS driver and drop the reduntant implementation
> in mt7530.c.
> As a nice side effect the SGMII registers can now also more easily be
> inspected for debugging via /sys/kernel/debug/regmap.
>
> Reviewed-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk>
> Tested-by: Bjørn Mork <bjorn@mork.no>
> Signed-off-by: Daniel Golle <daniel@makrotopia.org>
> Tested-by: Frank Wunderlich <frank-w@public-files.de>
> ---
> drivers/net/dsa/Kconfig | 1 +
> drivers/net/dsa/mt7530.c | 277 ++++++++++-----------------------------
> drivers/net/dsa/mt7530.h | 47 +------
> 3 files changed, 71 insertions(+), 254 deletions(-)
>
> diff --git a/drivers/net/dsa/Kconfig b/drivers/net/dsa/Kconfig
> index f6f3b43dfb06..6b45fa8b6907 100644
> --- a/drivers/net/dsa/Kconfig
> +++ b/drivers/net/dsa/Kconfig
> @@ -38,6 +38,7 @@ config NET_DSA_MT7530
> tristate "MediaTek MT7530 and MT7531 Ethernet switch support"
> select NET_DSA_TAG_MTK
> select MEDIATEK_GE_PHY
> + select PCS_MTK_LYNXI
> help
> This enables support for the MediaTek MT7530 and MT7531 Ethernet
> switch chips. Multi-chip module MT7530 in MT7621AT, MT7621DAT,
> diff --git a/drivers/net/dsa/mt7530.c b/drivers/net/dsa/mt7530.c
> index 3a15015bc409..582ba30374c8 100644
> --- a/drivers/net/dsa/mt7530.c
> +++ b/drivers/net/dsa/mt7530.c
> @@ -14,6 +14,7 @@
> #include <linux/of_mdio.h>
> #include <linux/of_net.h>
> #include <linux/of_platform.h>
> +#include <linux/pcs/pcs-mtk-lynxi.h>
> #include <linux/phylink.h>
> #include <linux/regmap.h>
> #include <linux/regulator/consumer.h>
> @@ -2567,128 +2568,11 @@ static int mt7531_rgmii_setup(struct mt7530_priv *priv, u32 port,
> return 0;
> }
>
> -static void mt7531_pcs_link_up(struct phylink_pcs *pcs, unsigned int mode,
> - phy_interface_t interface, int speed, int duplex)
> -{
> - struct mt7530_priv *priv = pcs_to_mt753x_pcs(pcs)->priv;
> - int port = pcs_to_mt753x_pcs(pcs)->port;
> - unsigned int val;
> -
> - /* For adjusting speed and duplex of SGMII force mode. */
> - if (interface != PHY_INTERFACE_MODE_SGMII ||
> - phylink_autoneg_inband(mode))
> - return;
> -
> - /* SGMII force mode setting */
> - val = mt7530_read(priv, MT7531_SGMII_MODE(port));
> - val &= ~MT7531_SGMII_IF_MODE_MASK;
> -
> - switch (speed) {
> - case SPEED_10:
> - val |= MT7531_SGMII_FORCE_SPEED_10;
> - break;
> - case SPEED_100:
> - val |= MT7531_SGMII_FORCE_SPEED_100;
> - break;
> - case SPEED_1000:
> - val |= MT7531_SGMII_FORCE_SPEED_1000;
> - break;
> - }
> -
> - /* MT7531 SGMII 1G force mode can only work in full duplex mode,
> - * no matter MT7531_SGMII_FORCE_HALF_DUPLEX is set or not.
> - *
> - * The speed check is unnecessary as the MAC capabilities apply
> - * this restriction. --rmk
> - */
> - if ((speed == SPEED_10 || speed == SPEED_100) &&
> - duplex != DUPLEX_FULL)
> - val |= MT7531_SGMII_FORCE_HALF_DUPLEX;
> -
> - mt7530_write(priv, MT7531_SGMII_MODE(port), val);
> -}
> -
> static bool mt753x_is_mac_port(u32 port)
> {
> return (port == 5 || port == 6);
> }
>
> -static int mt7531_sgmii_setup_mode_force(struct mt7530_priv *priv, u32 port,
> - phy_interface_t interface)
> -{
> - u32 val;
> -
> - if (!mt753x_is_mac_port(port))
> - return -EINVAL;
> -
> - mt7530_set(priv, MT7531_QPHY_PWR_STATE_CTRL(port),
> - MT7531_SGMII_PHYA_PWD);
> -
> - val = mt7530_read(priv, MT7531_PHYA_CTRL_SIGNAL3(port));
> - val &= ~MT7531_RG_TPHY_SPEED_MASK;
> - /* Setup 2.5 times faster clock for 2.5Gbps data speeds with 10B/8B
> - * encoding.
> - */
> - val |= (interface == PHY_INTERFACE_MODE_2500BASEX) ?
> - MT7531_RG_TPHY_SPEED_3_125G : MT7531_RG_TPHY_SPEED_1_25G;
> - mt7530_write(priv, MT7531_PHYA_CTRL_SIGNAL3(port), val);
> -
> - mt7530_clear(priv, MT7531_PCS_CONTROL_1(port), MT7531_SGMII_AN_ENABLE);
> -
> - /* MT7531 SGMII 1G and 2.5G force mode can only work in full duplex
> - * mode, no matter MT7531_SGMII_FORCE_HALF_DUPLEX is set or not.
> - */
> - mt7530_rmw(priv, MT7531_SGMII_MODE(port),
> - MT7531_SGMII_IF_MODE_MASK | MT7531_SGMII_REMOTE_FAULT_DIS,
> - MT7531_SGMII_FORCE_SPEED_1000);
> -
> - mt7530_write(priv, MT7531_QPHY_PWR_STATE_CTRL(port), 0);
> -
> - return 0;
> -}
> -
> -static int mt7531_sgmii_setup_mode_an(struct mt7530_priv *priv, int port,
> - phy_interface_t interface)
> -{
> - if (!mt753x_is_mac_port(port))
> - return -EINVAL;
> -
> - mt7530_set(priv, MT7531_QPHY_PWR_STATE_CTRL(port),
> - MT7531_SGMII_PHYA_PWD);
> -
> - mt7530_rmw(priv, MT7531_PHYA_CTRL_SIGNAL3(port),
> - MT7531_RG_TPHY_SPEED_MASK, MT7531_RG_TPHY_SPEED_1_25G);
> -
> - mt7530_set(priv, MT7531_SGMII_MODE(port),
> - MT7531_SGMII_REMOTE_FAULT_DIS |
> - MT7531_SGMII_SPEED_DUPLEX_AN);
> -
> - mt7530_rmw(priv, MT7531_PCS_SPEED_ABILITY(port),
> - MT7531_SGMII_TX_CONFIG_MASK, 1);
> -
> - mt7530_set(priv, MT7531_PCS_CONTROL_1(port), MT7531_SGMII_AN_ENABLE);
> -
> - mt7530_set(priv, MT7531_PCS_CONTROL_1(port), MT7531_SGMII_AN_RESTART);
> -
> - mt7530_write(priv, MT7531_QPHY_PWR_STATE_CTRL(port), 0);
> -
> - return 0;
> -}
> -
> -static void mt7531_pcs_an_restart(struct phylink_pcs *pcs)
> -{
> - struct mt7530_priv *priv = pcs_to_mt753x_pcs(pcs)->priv;
> - int port = pcs_to_mt753x_pcs(pcs)->port;
> - u32 val;
> -
> - /* Only restart AN when AN is enabled */
> - val = mt7530_read(priv, MT7531_PCS_CONTROL_1(port));
> - if (val & MT7531_SGMII_AN_ENABLE) {
> - val |= MT7531_SGMII_AN_RESTART;
> - mt7530_write(priv, MT7531_PCS_CONTROL_1(port), val);
> - }
> -}
> -
> static int
> mt7531_mac_config(struct dsa_switch *ds, int port, unsigned int mode,
> phy_interface_t interface)
> @@ -2711,11 +2595,11 @@ mt7531_mac_config(struct dsa_switch *ds, int port, unsigned int mode,
> phydev = dp->slave->phydev;
> return mt7531_rgmii_setup(priv, port, interface, phydev);
> case PHY_INTERFACE_MODE_SGMII:
> - return mt7531_sgmii_setup_mode_an(priv, port, interface);
> case PHY_INTERFACE_MODE_NA:
> case PHY_INTERFACE_MODE_1000BASEX:
> case PHY_INTERFACE_MODE_2500BASEX:
> - return mt7531_sgmii_setup_mode_force(priv, port, interface);
> + /* handled in SGMII PCS driver */
> + return 0;
> default:
> return -EINVAL;
> }
> @@ -2740,11 +2624,11 @@ mt753x_phylink_mac_select_pcs(struct dsa_switch *ds, int port,
>
> switch (interface) {
> case PHY_INTERFACE_MODE_TRGMII:
> + return &priv->pcs[port].pcs;
> case PHY_INTERFACE_MODE_SGMII:
> case PHY_INTERFACE_MODE_1000BASEX:
> case PHY_INTERFACE_MODE_2500BASEX:
> - return &priv->pcs[port].pcs;
> -
> + return priv->ports[port].sgmii_pcs;
> default:
> return NULL;
> }
> @@ -2982,86 +2866,6 @@ static void mt7530_pcs_get_state(struct phylink_pcs *pcs,
> state->pause |= MLO_PAUSE_TX;
> }
>
> -static int
> -mt7531_sgmii_pcs_get_state_an(struct mt7530_priv *priv, int port,
> - struct phylink_link_state *state)
> -{
> - u32 status, val;
> - u16 config_reg;
> -
> - status = mt7530_read(priv, MT7531_PCS_CONTROL_1(port));
> - state->link = !!(status & MT7531_SGMII_LINK_STATUS);
> - state->an_complete = !!(status & MT7531_SGMII_AN_COMPLETE);
> - if (state->interface == PHY_INTERFACE_MODE_SGMII &&
> - (status & MT7531_SGMII_AN_ENABLE)) {
> - val = mt7530_read(priv, MT7531_PCS_SPEED_ABILITY(port));
> - config_reg = val >> 16;
> -
> - switch (config_reg & LPA_SGMII_SPD_MASK) {
> - case LPA_SGMII_1000:
> - state->speed = SPEED_1000;
> - break;
> - case LPA_SGMII_100:
> - state->speed = SPEED_100;
> - break;
> - case LPA_SGMII_10:
> - state->speed = SPEED_10;
> - break;
> - default:
> - dev_err(priv->dev, "invalid sgmii PHY speed\n");
> - state->link = false;
> - return -EINVAL;
> - }
> -
> - if (config_reg & LPA_SGMII_FULL_DUPLEX)
> - state->duplex = DUPLEX_FULL;
> - else
> - state->duplex = DUPLEX_HALF;
> - }
> -
> - return 0;
> -}
> -
> -static void
> -mt7531_sgmii_pcs_get_state_inband(struct mt7530_priv *priv, int port,
> - struct phylink_link_state *state)
> -{
> - unsigned int val;
> -
> - val = mt7530_read(priv, MT7531_PCS_CONTROL_1(port));
> - state->link = !!(val & MT7531_SGMII_LINK_STATUS);
> - if (!state->link)
> - return;
> -
> - state->an_complete = state->link;
> -
> - if (state->interface == PHY_INTERFACE_MODE_2500BASEX)
> - state->speed = SPEED_2500;
> - else
> - state->speed = SPEED_1000;
> -
> - state->duplex = DUPLEX_FULL;
> - state->pause = MLO_PAUSE_NONE;
> -}
> -
> -static void mt7531_pcs_get_state(struct phylink_pcs *pcs,
> - struct phylink_link_state *state)
> -{
> - struct mt7530_priv *priv = pcs_to_mt753x_pcs(pcs)->priv;
> - int port = pcs_to_mt753x_pcs(pcs)->port;
> -
> - if (state->interface == PHY_INTERFACE_MODE_SGMII) {
> - mt7531_sgmii_pcs_get_state_an(priv, port, state);
> - return;
> - } else if ((state->interface == PHY_INTERFACE_MODE_1000BASEX) ||
> - (state->interface == PHY_INTERFACE_MODE_2500BASEX)) {
> - mt7531_sgmii_pcs_get_state_inband(priv, port, state);
> - return;
> - }
> -
> - state->link = false;
> -}
> -
> static int mt753x_pcs_config(struct phylink_pcs *pcs, unsigned int mode,
> phy_interface_t interface,
> const unsigned long *advertising,
> @@ -3081,18 +2885,57 @@ static const struct phylink_pcs_ops mt7530_pcs_ops = {
> .pcs_an_restart = mt7530_pcs_an_restart,
> };
>
> -static const struct phylink_pcs_ops mt7531_pcs_ops = {
> - .pcs_validate = mt753x_pcs_validate,
> - .pcs_get_state = mt7531_pcs_get_state,
> - .pcs_config = mt753x_pcs_config,
> - .pcs_an_restart = mt7531_pcs_an_restart,
> - .pcs_link_up = mt7531_pcs_link_up,
> +static int mt7530_regmap_read(void *context, unsigned int reg, unsigned int *val)
> +{
> + struct mt7530_priv *priv = context;
> +
> + *val = mt7530_read(priv, reg);
> + return 0;
> +};
> +
> +static int mt7530_regmap_write(void *context, unsigned int reg, unsigned int val)
> +{
> + struct mt7530_priv *priv = context;
> +
> + mt7530_write(priv, reg, val);
> + return 0;
> +};
> +
> +static int mt7530_regmap_update_bits(void *context, unsigned int reg,
> + unsigned int mask, unsigned int val)
> +{
> + struct mt7530_priv *priv = context;
> +
> + mt7530_rmw(priv, reg, mask, val);
> + return 0;
> +};
> +
> +static const struct regmap_bus mt7531_regmap_bus = {
> + .reg_write = mt7530_regmap_write,
> + .reg_read = mt7530_regmap_read,
> + .reg_update_bits = mt7530_regmap_update_bits,
These new functions can be used for both switches, mt7530 and mt7531,
correct? If so, I believe they are supposed to be called mt753x since
88bdef8be9f6 ("net: dsa: mt7530: Extend device data ready for adding a
new hardware").
mt753x: functions that can be used for mt7530 and mt7531 switches.
mt7530: functions specific to mt7530 switch.
mt7531: functions specific to mt7531 switch.
Arınç
next prev parent reply other threads:[~2023-03-14 17:17 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-09 10:54 [PATCH net-next v13 00/16] net: ethernet: mtk_eth_soc: various enhancements Daniel Golle
2023-03-09 10:54 ` [PATCH net-next v13 01/16] net: ethernet: mtk_eth_soc: add support for MT7981 SoC Daniel Golle
2023-03-09 10:55 ` [PATCH net-next v13 02/16] dt-bindings: net: mediatek,net: add mt7981-eth binding Daniel Golle
2023-03-09 10:55 ` [PATCH net-next v13 03/16] dt-bindings: arm: mediatek: sgmiisys: Convert to DT schema Daniel Golle
2023-03-09 10:55 ` [PATCH net-next v13 04/16] dt-bindings: arm: mediatek: sgmiisys: add MT7981 SoC Daniel Golle
2023-03-09 10:56 ` [PATCH net-next v13 05/16] net: ethernet: mtk_eth_soc: set MDIO bus clock frequency Daniel Golle
2023-03-09 10:56 ` [PATCH net-next v13 06/16] net: ethernet: mtk_eth_soc: reset PCS state Daniel Golle
2023-03-09 10:56 ` [PATCH net-next v13 07/16] net: ethernet: mtk_eth_soc: only write values if needed Daniel Golle
2023-03-09 10:56 ` [PATCH net-next v13 08/16] net: ethernet: mtk_eth_soc: ppe: add support for flow accounting Daniel Golle
2023-03-09 10:57 ` [PATCH net-next v13 09/16] net: pcs: add driver for MediaTek SGMII PCS Daniel Golle
2023-03-09 10:57 ` [PATCH net-next v13 10/16] net: ethernet: mtk_eth_soc: switch to external PCS driver Daniel Golle
2023-03-10 11:10 ` Aw: " Frank Wunderlich
2023-03-09 10:57 ` [PATCH net-next v13 11/16] net: dsa: mt7530: use " Daniel Golle
2023-03-10 11:08 ` Aw: " Frank Wunderlich
2023-03-14 17:16 ` Arınç ÜNAL [this message]
2023-03-14 17:45 ` Daniel Golle
2023-03-14 18:21 ` Arınç ÜNAL
2023-03-14 19:53 ` Vladimir Oltean
2023-03-14 20:59 ` Arınç ÜNAL
2023-03-14 22:34 ` Vladimir Oltean
2023-03-14 23:11 ` Russell King (Oracle)
2023-03-15 9:31 ` Arınç ÜNAL
2023-03-09 10:58 ` [PATCH net-next v13 12/16] net: ethernet: mtk_eth_soc: add MTK_NETSYS_V1 capability bit Daniel Golle
2023-03-09 10:58 ` [PATCH net-next v13 13/16] net: ethernet: mtk_eth_soc: move MAX_DEVS in mtk_soc_data Daniel Golle
2023-03-09 10:58 ` [PATCH net-next v13 14/16] net: ethernet: mtk_eth_soc: rely on num_devs and remove MTK_MAC_COUNT Daniel Golle
2023-03-09 10:58 ` [PATCH net-next v13 15/16] net: ethernet: mtk_eth_soc: add MTK_NETSYS_V3 capability bit Daniel Golle
2023-03-09 10:58 ` [PATCH net-next v13 16/16] net: ethernet: mtk_eth_soc: convert caps in mtk_soc_data struct to u64 Daniel Golle
2023-03-13 23:53 ` Jakub Kicinski
2023-03-13 23:51 ` [PATCH net-next v13 00/16] net: ethernet: mtk_eth_soc: various enhancements Jakub Kicinski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e99cc7d1-554d-5d4d-e69a-a38ded02bb08@arinc9.com \
--to=arinc.unal@arinc9.com \
--cc=Landen.Chao@mediatek.com \
--cc=Mark-MC.Lee@mediatek.com \
--cc=andrew@lunn.ch \
--cc=angelogioacchino.delregno@collabora.com \
--cc=bjorn@mork.no \
--cc=daniel@makrotopia.org \
--cc=davem@davemloft.net \
--cc=dqfext@gmail.com \
--cc=edumazet@google.com \
--cc=f.fainelli@gmail.com \
--cc=frank-w@public-files.de \
--cc=hkallweit1@gmail.com \
--cc=john@phrozen.org \
--cc=kuba@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux@armlinux.org.uk \
--cc=lorenzo@kernel.org \
--cc=lynxis@fe80.eu \
--cc=matthias.bgg@gmail.com \
--cc=nbd@nbd.name \
--cc=netdev@vger.kernel.org \
--cc=olteanv@gmail.com \
--cc=pabeni@redhat.com \
--cc=sean.wang@mediatek.com \
--cc=vladimir.oltean@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox