From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.14]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA05F386C1E for ; Mon, 10 Aug 2026 18:09:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=198.175.65.14 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786385381; cv=fail; b=ceXPd7E9Jli5QpJ7Huj1AnutpN3468W5worDULspfA+R0qJZExHAckT4dG1a5aF1fjMtlDpwUyvXcqFPDE3LQIEmolFREHsUkuiXnSkMHDt3mLO5mN73xONkpNqoQ7RSjXcS/Vgz0cqw73sCa77enuQUn/VuJY5I1olBN7RgzPo= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786385381; c=relaxed/simple; bh=/gtAvtXKfHOOTqYpALiD6Tuns0MSbvJxDmW5VNZKZO0=; h=Message-ID:Date:Subject:To:CC:References:From:In-Reply-To: Content-Type:MIME-Version; b=qDK9QLJWGNt3aKVYWQWNGHartumpfVnOYy4al1oCCec1KbXOBY1uqCYepXNS8stSZyuvPDB/VQNt7Ab6IBy5F344HltPqeJ/AqSAHUmudapvmvp/eWRoEYwJBYoiEZi+b1xFh4QFVEppGNB0DjzJ/wG0JNYo6Zm5VxJQgpsIKG8= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=COF1Jl10; arc=fail smtp.client-ip=198.175.65.14 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="COF1Jl10" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1786385379; x=1817921379; h=message-id:date:subject:to:cc:references:from: in-reply-to:content-transfer-encoding:mime-version; bh=/gtAvtXKfHOOTqYpALiD6Tuns0MSbvJxDmW5VNZKZO0=; b=COF1Jl10rWxc/p3+Dwd2FDv/DAY9tRxRVskCFdOu4rguyxnBFln8UwzE uelmb6qb53pS3/VXxw9Gwevmi+Yy4QsHn+LSaTCE6dAVi/iDZH6D2M3fk m+yhrPsErbJVfyBSHpLPjCX0QBAWFr4WqFBlnubAujzSZeOMcqhEpEW4+ /hKsxMTrsnGIuK+pTYrVhNda8KkESfKIh34WOD21X4gvlVb9lbiHaw8f3 U5JGJWBYQ5N1buqgX9bnbbqJVIveIUlwKgAQC1CqScWMN6+wUeK0Vq/Rj g9Vmtvw9b1PNyATHfrITuFVFane9OD7IoJCbTj46jDLN+NPNzr5NSRohp A==; X-CSE-ConnectionGUID: dK4cwRvqTh6CBZwohk6dJQ== X-CSE-MsgGUID: Dc7IFnBaQau4ggGC0lDGYQ== X-IronPort-AV: E=McAfee;i="6800,10657,11871"; a="90790508" X-IronPort-AV: E=Sophos;i="6.25,216,1779174000"; d="scan'208";a="90790508" Received: from fmviesa002.fm.intel.com ([10.60.135.142]) by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Aug 2026 11:09:38 -0700 X-CSE-ConnectionGUID: lZ2AujotRmuZUMl1+noh1g== X-CSE-MsgGUID: 0nwYkUK1Rq2lpNArqOrJZg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.25,216,1779174000"; d="scan'208";a="286520758" Received: from fmsmsx902.amr.corp.intel.com ([10.18.126.91]) by fmviesa002.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Aug 2026 11:09:38 -0700 Received: from FMSMSX901.amr.corp.intel.com (10.18.126.90) by fmsmsx902.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.45; Mon, 10 Aug 2026 11:09:37 -0700 Received: from fmsedg903.ED.cps.intel.com (10.1.192.145) by FMSMSX901.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.45 via Frontend Transport; Mon, 10 Aug 2026 11:09:37 -0700 Received: from CH5PR02CU005.outbound.protection.outlook.com (40.107.200.30) by edgegateway.intel.com (192.55.55.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.45; Mon, 10 Aug 2026 11:09:37 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=vWtkwIHW+3NgbXY64QXY39pKHkf0ZBLF2B/jOKMKVniEWSkGr0LHD4d5TiUc7x450dMFOk5EVdGE6xds2ZPpbiS1In611gHjMfihHHcqwGr4/V4ha8yiCYOEG00YLlEvFCs81A7Np8QeBSJkRUrmEPTasJwmI6zYtzOxxdPuwWAPNj+AXJlZcMLDNR8J/GJyrFhmGv1lrFCOFP6+JnqPomXmA/KzjprIZtLpbr8tCb8VJCWngOtmO3dNWjJpzdnHWuIKbkwhS3JhxvAvbPrYMgoWsbciO34laFv/AXYnEd8Jvk7//zvLvyyHzWkzx4fmcTS65+0zzrEyXfEQtp3QGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=4lm+lWy7zIrOCP/Okb7lTcBb/94P/joP+abspDbrhZs=; b=suPR1qfGwgk2iJwta5rWCgDudssBeZRDuuiNwKqD5WOP2g1R5f2d28NnPWaOniJ9/ns9yfeZD+XTdEa0fvM0xkWb9GexEQJboVouiEcAlMKv7FTrB7Z+FvT2AYsoIvTz26eJmmLSA8On2iExtmWN2biKsityBnt08y4R22VYT4/RxQlMEj24etuJEIhmBrR7vdkXMMO5TDSegi9y1tYAu+PnNrlkKTNur+Q/dQO+7xSmaONZE+R7FSg57965aNWq1X9913kdyo1+25ic1M0f8sc3LPjoN4DjWGtpvyKosjMO5RF1a9kB3qRa6LIkxuetaquGTv6ijFNaWiWSUgFhxA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from SJ2PR11MB8370.namprd11.prod.outlook.com (2603:10b6:a03:540::20) by CO1PR11MB4897.namprd11.prod.outlook.com (2603:10b6:303:97::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.292.25; Mon, 10 Aug 2026 18:09:33 +0000 Received: from SJ2PR11MB8370.namprd11.prod.outlook.com ([fe80::b6cf:ce77:3cdf:7cc]) by SJ2PR11MB8370.namprd11.prod.outlook.com ([fe80::b6cf:ce77:3cdf:7cc%5]) with mapi id 15.21.0292.024; Mon, 10 Aug 2026 18:09:33 +0000 Message-ID: Date: Mon, 10 Aug 2026 11:09:31 -0700 User-Agent: Mozilla Thunderbird Subject: Re: [RFC v2] arm,x86,fs/resctrl: Generic schema description Proof of Concept To: "Chen, Yu C" CC: Tony Luck , Borislav Petkov , "Thomas Gleixner" , Dave Hansen , Peter Newman , "x86@kernel.org" , "linux-kernel@vger.kernel.org" , Dave Martin , Ben Horgan , James Morse , Babu Moger , Drew Fustini , Fenghua Yu , "chen.yu@linux.dev" References: <9e38f138-7872-445d-9a11-105f9d0fa4d0@intel.com> <07a79f5f-ad39-447d-b43d-01e44c7870a2@intel.com> From: Reinette Chatre Content-Language: en-US In-Reply-To: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-ClientProxiedBy: MW4PR03CA0159.namprd03.prod.outlook.com (2603:10b6:303:8d::14) To SJ2PR11MB8370.namprd11.prod.outlook.com (2603:10b6:a03:540::20) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ2PR11MB8370:EE_|CO1PR11MB4897:EE_ X-MS-Office365-Filtering-Correlation-Id: 76f59d4e-a852-4972-d345-08def70a87ce X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|23010399003|366016|1800799024|376014|7416014|11063799006|56012099006|10067099003|4143699003|6133799003|3023799007|22082099003|18002099003; X-Microsoft-Antispam-Message-Info: ao+/hnUY6fXLW+tCd2kiRKzcOpFAJ6L/BdqUS8EbwQ/1ip+h1JUm/WFCWxOjKqde6gb/3Kd7BPC16tocgs4jMfCdTtwHyTgMIMf75lQ8flpLBSLxq6NfzljgMEgeT3Miof0WMVuaqSsnRRyNAHUP57WNwXvA8SCAAOMT888Dw8CHwgrp4IQZD0RwkAf1PMG6jFqn4pG8dIf6VkGiKmhKS3NtTUnIsN7qU+Pdr4aCjUwvyGqsVfeEU/RvLLiD2G0Dtk2XrgAYX2lXZ8gTs6IGZ7QF5dpA1jug+9wWDjpPqo7vPrVk57esYhx4fL4ilVHuB+5bFhM9TMYpqqU2Rf5XbJ+YJQziO/8+A+xli4ZX546HstLA+dxUTIbaYqIVrm4HYwqqUSOW7OsFxunE22jPGpVnIRSq2bPxFgSwAuvmBp98FbQtdtmNtRLzwypl8N2LlIKGtb6jtQzbGLV1YfAcKRKpeuHHXEtrhApbk4UIg/6RES6OLp3vrNB5/+kqBqhyLt9t9GR4Mvi1CDJJK/q8L9QgoHvxOLRCA1BzLBOo2sYdQes7+gKPT16mBOhYsyYhX3vBcDm3YJFICTO2FcyXhfnCPtTZLEIDWresd8Nb/DOeOi8bEhXDYw5OgHU6KIFgL/32HbFExa0N8ZTElSkj2Gsz+JrjspeQBRN/j62mJGM= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SJ2PR11MB8370.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(23010399003)(366016)(1800799024)(376014)(7416014)(11063799006)(56012099006)(10067099003)(4143699003)(6133799003)(3023799007)(22082099003)(18002099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?V2NhLzhtem1KclpSRFFSV241VzVNR2FKN3o1ZnlybEdmT2lJaHg5WGhYMlNH?= =?utf-8?B?QUtEU3pVajFOYjA1cGdvODJDZmxKd3NyRTJHOXJ1KzlqZHZkUWRYcU5NRG5u?= =?utf-8?B?ZGlEa3F0SENMNmFpeEFXNTYrcktRNXh6MWdTN3hXOSt4RUJzd05yZ2dpMUZr?= =?utf-8?B?aExiOExXRmlRNUZvcVZXZkxtZWFVL0FFa08xeWMxcjJTWTdhVHhLVm5CenJG?= =?utf-8?B?RkZSMENOYjEvTS82Z0h2UllIcTRGaFJFQjhDd3pPTERSUE8rNGtkMi9abDNE?= =?utf-8?B?MWtUanAxbXRmUkRZU0hTYTFXUVUwUVkycWNxVVBNUzErMU1ERkFLRzc2ZG5P?= =?utf-8?B?REtVL3dmclFmQXBaU1MyVndwRTFyWlc0YThuaHZKdG5JSTZsUzc3N2NqQmVT?= =?utf-8?B?S0EwenpFUmlHYmhoYlgrTmhvbjlYNEJSYXRJT252N2NWWnZQcFYvYWE0dmlR?= =?utf-8?B?T0hiYmlQeEQ0ZzcyR0dHTlhmNUFGRHpib3RIVmxHVFdmKzMwRksxWHJCZHJR?= =?utf-8?B?K0pHVzRPYzU2SnFId3E3MnZYcy9LZFh0T2JWcXAraStRZWpUeXh3OE9ESFps?= =?utf-8?B?UDJqRjIwRGdqdmNoTkZxV1J6Sm9idDdMd1l1Z09jNFloTXJZeUJjVmZ1Wnpl?= =?utf-8?B?ZHdybWZpTkNMelRCVE1NNC9SU1l1WjFZRktBbXk3MTFqTk1vSERkMTNBcGJB?= =?utf-8?B?V1JpM043WDlMUXZWQnEyek05WVVRZ1I0UVk4cnQ0UXZMdk1IM0FtMmdXVyts?= =?utf-8?B?QXprUStJeXpEbThvejFMcTlDZ2kzeG9leWsxUGt6aDRWcDlTMW55TXlzcDNX?= =?utf-8?B?RWZkOXAyNUZwbEx2MXpjNDVFK1E2Q0FlRjF6cjJPMXphaTVRNm8veDhmYmhY?= =?utf-8?B?YlJHWkNTSTlSME45alMvK21ZVFFDOWNUVmZrT211WC9Xb0RFRmlDRFYzNUow?= =?utf-8?B?elp1Wk9BS1ZzQm1XQmduOTZVQUpHN1I2VmFzcTF4aG5tODlLQzFpTVJzWW4z?= =?utf-8?B?VWNJNnZuN2ZHS21vbzgyZzJzek8zb1N1aTR2Qjc2R2NWQ2g2NlNtc3FTRjJr?= =?utf-8?B?Qmp5YTFiNnRyTVdoa3JNbGRkbHFoOEdFUnpOMXRScHdBNHVwWFZrV1F5NThv?= =?utf-8?B?K1VTU2x2WGhnV1NPRWpzc0JNNXVuOTNFdkFTRGk5YlNQNnNRMys3Qk1zT3VL?= =?utf-8?B?SllxcjFZOHgyME8xTGJzN25GZG9zUFVudmFnRHdNTHhySllndDdiciswaHdK?= =?utf-8?B?dDdkYm1jRjArQUlReHh0bnFyMEV5V0tIU0ttbE9nS0VnUkVYV2t4NWFPWHBK?= =?utf-8?B?K0RCekVScGM3d21aNUFVWVI2TFZiOW95TlRmd3JYRHRUYWVpYjVEeTRYT2Fy?= =?utf-8?B?SGczQk9FM1lxbG1mYTZEVEdoZm5LaXltVkFzZU1QVXJERFE3bEtrdkxuQXhu?= =?utf-8?B?RTZnaE83SUVlcVJjbTErRzhTamtJaUJJUU1UMVBrR0FxTXM1UE9rYUFyaXVF?= =?utf-8?B?SmVqMnV1YTUzSmdsb2ZwczZpeDMzOHBTb0lJam1Famp2VmpLRDVZNk1YdmVC?= =?utf-8?B?MnhVekNWQmF0VC95YThxbGxWOFlFaks1SFZ0WTdUOUwwUEc1bWNiaTYzN1By?= =?utf-8?B?SWVoL0Y3MGlFUW9YdjFFTVJlUjhkcVdDem1mRzdLd2F0YkFaWksxSGdtNHIy?= =?utf-8?B?VHZGUjBwWmVoWlk2ZmE4TGJHTEJKZHpTL2l5S1UzbzVtOHFXSEhVaW9jSlFv?= =?utf-8?B?eExWcHc2V0ZPTlZIUTFJVzF5SUNiUkdERTdYTFpwVXVPUmQyWUVLNVZEb0ha?= =?utf-8?B?WEUvZDl6citoWHlqR1ZiYmk1eGhUbzExYXBUc0RMNFVoTEc5cTU5b2x2Zk1O?= =?utf-8?B?VWYwZnBQV2dtNDRaMjJMbk5uWnFCZVFyMHc3QlNidEh0YlI3RWpsV2FXNzBD?= =?utf-8?B?V1p1c2VIVjV1WThJL3BpSGlQeVFDQmhoUTgvRGdtYXpjOHVPTXptT3dkY1B3?= =?utf-8?B?d1RocEhVYmM3VXFWWTdmTG9BLzJCSCtWMit4TnRmSnpNblhQaVY2NW1MRnFO?= =?utf-8?B?a2VNUGFMcDRpbmNuMjduMHVqYTlESzhtdE0vUm55ZlNZVVo4emhwb0R1TmVN?= =?utf-8?B?QkN3SzdxWnVYd3RCdjB1RE5hK2xRZXZBWnVxLzdUSnpPdWZ6VUJaTkU3U3Nu?= =?utf-8?B?V09xN2drSUNJZ1JrcFVDNWtGV0FYS0lkN0l6eWxzWWVsTURtN1kvRjlyYWJE?= =?utf-8?B?QTM0cllDUEJtVVRhNFF5RW9ybHA4WHM3TWx6THo5b00wbFBWQUF5TmlhYW9C?= =?utf-8?B?dThZV1J2a3YrMEtDUmlJam1jU2VXamJDMkNOUitUVFU3TExiWXhQV08rMGE3?= =?utf-8?Q?librNHkhVcexo+SU=3D?= X-Exchange-RoutingPolicyChecked: L3hjGZzatVhsIhbc5R15L7XknGkd3Jiy6xqHp2uTiSYdpFIFXErAvyu+bFx5Es9puKJLYabAtEza6l5UMRCZLtPEjDIYV1UOGqaKVnSkuIm9XQVwbWOuKYs87wGGOl/50vcGMQXh/p9IeJUvQbx1WBr6xEY1mrTATrGkGNPM/G1PkE8yQhTzlrn5w255mfYiLGfkDLP7b3MlUfSGFolajgAWxDL6N8an9ZlHqOm80rnuN0LB1MimzAzRb7Z+3aw8Znv/FSV5o2rhwV2ZKhI7c/cFO4RUTwp12foS+A5AdAL7xmzFhE3mTeDcm5e7CGZi1kacLmvEDy3ArYMjkKI4VQ== X-MS-Exchange-CrossTenant-Network-Message-Id: 76f59d4e-a852-4972-d345-08def70a87ce X-MS-Exchange-CrossTenant-AuthSource: SJ2PR11MB8370.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Aug 2026 18:09:33.5882 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ssz2H0XCkAHlgo/GVBbGggW3xeqx0VH1BZORZ/WE1eMSpZte7G7lDfV3ejYxUrNUVDFAes5MGvdmx2rcN/2Ey/yWpYljJ4Rt1KVr/BAwGcs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR11MB4897 X-OriginatorOrg: intel.com Hi Chenyu, On 8/10/26 10:23 AM, Chen, Yu C wrote: > Hi Reinette, > > On 8/10/2026 11:53 PM, Reinette Chatre wrote: > > [ ... ] > >>> item 1. >>> In legacy mode, we intend to always let the "native" controller >>> emulate the "legacy" controller - at least for the region‑aware >>> RDT case. >>> Q1: Is this understanding correct? >> >> As I understand region-aware is what actually makes this impossible to do >> since there is no mapping from "legacy" percentage based control value to >> "native" control value. Even more, the hardware self has two separate interfaces: >> "legacy" uses MSR interface and "native" uses ACPI interface. As I see it a >> region aware system in "legacy" mode is using the "legacy" MSR interface and >> not use the "native" ACPI interface *at all*. >>   > > OK. Previously I might have misunderstood what "legacy" means in this context: > "legacy control means using the existing MB interface in the schemata to > change the percentage value. That is to say, no matter whether > the underlying mechanism is based on MSR or MMIO, it is transparent to the > resctrl user." > which was discussed here:https://lore.kernel.org/lkml/87e4ca90-01bb-47e9-8892-0d2d56468bc0@intel.com/ Right ... but if the existing MB user space interface can only be supported by MSR then it becomes the only "underlying mechanism". > I think "legacy" now refers to "MSR" in the context of region-aware RDT, > due to lack of mapping between MSR-based and MMIO-based values. >From user space view "legacy" is the existing percentage based MB control that user space has been using until now. The only way to support this "legacy" user interface with region-aware hardware is to use the MSR interface, no? User space does not care whether the hardware uses MSR or MMIO, it just uses the MB interface. That is, as you also say, until it is possible to map legacy control value to region-aware control value at which point the MMIO interface can be used and user space can continue to use the MB control without interruption. >>> item 2. >>> In commit fbed64f80515 ("x86/resctrl: SAMPLE: Emulated controls"), >>> during resctrl initialization, __get_mem_config_intel() clears >>> the legacy controller's hw_ctrl->msr_update to NULL, and sets >>> its emulation controllers in hw_ctrl->r_ctrl.emulated_by to >>> the region-aware related controllers. So legacy controller is >>> emulated by region-aware controllers. >>> >>> item 3. >>> In resctrl_arch_control_mode_set(), when switching to "legacy" >>> mode, the legacy controller is set to: >>> hw_ctrl->msr_update = update_temporary_legacy_MB; >>> while the emulating controller is set to NULL: >>> hw_ctrl->msr_update = NULL; >>> That means, the emulated controllers will not take effect. >>> >>> Q2:Does item 3 contradict item 1? >> The switching of .msr_update() is sample code to present a PoC of how >> region-aware could be supported based on my understanding described above. >> I expected that, for example, when user space switches the control mode between >> "legacy"/"native" then the region-aware code would disable/enable region-aware >> mode via the RDT_CTRL register and adjust the .msr_update() to match what >> hardware interface is active. >> >> If at some point in future it becomes possible for resctrl to know how to >> map a legacy control value to a native control value for region aware then this >> switching should no longer be necessary and the "native" fine grained controller >> can always be used to emulate the "legacy" percentage based controller and to >> support this the ACPI interface would be enabled all the time. >> > > Then for the current region-aware MBA, should we add region-aware controllers > as the same level as legacy controller, instead of adding them in legacy > controllers' emulated_by list, since the legacy controller is not > emulated by region-aware controllers? And we might need to introduce enable/disable > flag per controller, which could be switched on/off when switching between > legacy and native. Please consider what will be required to support per-controller dynamic ("enable" vs "disable") state: resctrl fs needs to expose interfaces that accept control changes from user space after initialization that needs to be supported by architecture. In the current design resctrl fs expects controllers to be set and configured at the time it starts so such change would require new locking between resctrl fs and architecture. This complexity does not seem necessary to me since switching between legacy and native accomplishes the same, no? I find "region-aware controllers at the same level as legacy controller" together with "per controller enable/disable" conflicting since it creates impression that user space can enable/disable the controllers independently while there is a required dependency among the different controllers based on whether hardware has region-aware MBA enabled or not. Even here there would be a requirement to communicate to userspace which controllers could be enabled/disabled together ... which is the same as the emulated list, no? Also consider the future: (a) Would it be possible to map legacy control value to region aware control value in the future? I believe the answer is "yes". If resctrl starts by displaying the region-aware controllers as emulating the legacy controller in info/ then the transition to support this will be smooth. (b) Would MSR interface always be available? I do not think resctrl should always assume this to be the case. Here I also find that starting with exposing region aware controllers as emulating the legacy controller in info/ to support a smooth transition. What problem(s) do you envision? Reinette