From: Konrad Dybcio <konrad.dybcio@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>,
agross@kernel.org, andersson@kernel.org, lee@kernel.org,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
mani@kernel.org, lpieralisi@kernel.org, kw@linux.com,
bhelgaas@google.com, manivannan.sadhasivam@linaro.org
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org
Subject: Re: [PATCH 5/6] ARM: dts: qcom: sdx65-mtp: Enable PCIE0 PHY
Date: Mon, 6 Mar 2023 11:30:01 +0100 [thread overview]
Message-ID: <f2660adc-e6c8-9de6-e1d6-7abdc7ad7249@linaro.org> (raw)
In-Reply-To: <1678080302-29691-6-git-send-email-quic_rohiagar@quicinc.com>
On 6.03.2023 06:25, Rohit Agarwal wrote:
> Enable PCIE0 PHY on SDX65 MTP for PCIE EP.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
> ---
Status should go last. It would be nice if you could update
that for the other nodes in this dt while at it.
Konrad
> arch/arm/boot/dts/qcom-sdx65-mtp.dts | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx65-mtp.dts b/arch/arm/boot/dts/qcom-sdx65-mtp.dts
> index 85ea02d..86bb853 100644
> --- a/arch/arm/boot/dts/qcom-sdx65-mtp.dts
> +++ b/arch/arm/boot/dts/qcom-sdx65-mtp.dts
> @@ -245,6 +245,13 @@
> status = "okay";
> };
>
> +&pcie0_phy {
> + status = "okay";
> +
> + vdda-phy-supply = <&vreg_l1b_1p2>;
> + vdda-pll-supply = <&vreg_l4b_0p88>;
> +};
> +
> &qpic_bam {
> status = "okay";
> };
next prev parent reply other threads:[~2023-03-06 10:31 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-06 5:24 [PATCH 0/6] Add PCIe EP support for SDX65 Rohit Agarwal
2023-03-06 5:24 ` [PATCH 1/6] dt-bindings: mfd: qcom,tcsr: Add compatible for sdx65 Rohit Agarwal
2023-03-06 7:23 ` Krzysztof Kozlowski
2023-03-06 5:24 ` [PATCH 2/6] dt-bindings: PCI: qcom: Add SDX65 SoC Rohit Agarwal
2023-03-06 7:24 ` Krzysztof Kozlowski
2023-03-06 5:24 ` [PATCH 3/6] ARM: dts: qcom: sdx65: Add support for PCIe PHY Rohit Agarwal
2023-03-06 8:41 ` Dmitry Baryshkov
2023-03-06 15:13 ` Rohit Agarwal
2023-03-06 5:25 ` [PATCH 4/6] ARM: dts: qcom: sdx65: Add support for PCIe EP Rohit Agarwal
2023-03-06 10:33 ` Konrad Dybcio
2023-03-06 5:25 ` [PATCH 5/6] ARM: dts: qcom: sdx65-mtp: Enable PCIE0 PHY Rohit Agarwal
2023-03-06 10:30 ` Konrad Dybcio [this message]
2023-03-06 15:14 ` Rohit Agarwal
2023-03-06 5:25 ` [PATCH 6/6] ARM: dts: qcom: sdx65-mtp: Enable PCIe EP Rohit Agarwal
2023-03-06 10:32 ` Konrad Dybcio
2023-03-06 15:16 ` Rohit Agarwal
2023-03-07 8:58 ` kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f2660adc-e6c8-9de6-e1d6-7abdc7ad7249@linaro.org \
--to=konrad.dybcio@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=lee@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_rohiagar@quicinc.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox