From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Pragnesh Papaniya <pragnesh.papaniya@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, sibi.sankar@oss.qualcomm.com,
pankaj.patil@oss.qualcomm.com, rajendra.nayak@oss.qualcomm.com
Subject: Re: [PATCH] arm64: dts: qcom: glymur: Add glymur BWMONs
Date: Mon, 2 Mar 2026 13:57:53 +0100 [thread overview]
Message-ID: <fcd9de7f-b65f-4a30-a74b-57bdd690422f@oss.qualcomm.com> (raw)
In-Reply-To: <20260302-glymur_bwmon_dt-v1-1-f4939d75bd47@oss.qualcomm.com>
On 3/2/26 12:46 PM, Pragnesh Papaniya wrote:
> Add the CPU BWMON nodes for glymur SoCs.
>
> Co-developed-by: Sibi Sankar <sibi.sankar@oss.qualcomm.com>
> Signed-off-by: Sibi Sankar <sibi.sankar@oss.qualcomm.com>
> Signed-off-by: Pragnesh Papaniya <pragnesh.papaniya@oss.qualcomm.com>
> ---
> arch/arm64/boot/dts/qcom/glymur.dtsi | 87 ++++++++++++++++++++++++++++++++++++
> 1 file changed, 87 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qcom/glymur.dtsi
> index e269cec7942c..fd947b1a17dd 100644
> --- a/arch/arm64/boot/dts/qcom/glymur.dtsi
> +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi
> @@ -2264,6 +2264,93 @@ &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
> };
> };
>
> + /* cluster0 */
> + bwmon_cluster0: pmu@100c400 {
> + compatible = "qcom,glymur-cpu-bwmon", "qcom,sdm845-bwmon";
> + reg = <0x0 0x0100c400 0x0 0x600>;
> +
> + interrupts = <GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH>;
> +
> + interconnects = <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
> + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>;
> +
> + operating-points-v2 = <&cpu_bwmon_opp_table>;
> +
> + cpu_bwmon_opp_table: opp-table {
> + compatible = "operating-points-v2";
> +
> + opp-0 {
> + opp-peak-kBps = <800000>;
> + };
Can these values remain unchanged vs hamoa? Glymur has more memory
channels (as reflected in the icc driver) so the values send to rpmh
will be a third lower
Similarly, hamoa has roughly the same values as kona, which has half
the channels
Konrad
next prev parent reply other threads:[~2026-03-02 12:57 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-02 11:46 [PATCH] arm64: dts: qcom: glymur: Add glymur BWMONs Pragnesh Papaniya
2026-03-02 12:57 ` Konrad Dybcio [this message]
2026-03-03 12:22 ` Pragnesh Papaniya
2026-03-19 16:48 ` Pragnesh Papaniya
2026-03-23 14:21 ` Bjorn Andersson
2026-03-23 14:49 ` Konrad Dybcio
2026-03-23 14:38 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fcd9de7f-b65f-4a30-a74b-57bdd690422f@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=pankaj.patil@oss.qualcomm.com \
--cc=pragnesh.papaniya@oss.qualcomm.com \
--cc=rajendra.nayak@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sibi.sankar@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox