From: Nancy.Lin <nancy.lin@mediatek.com>
To: CK Hu <ck.hu@mediatek.com>, Rob Herring <robh+dt@kernel.org>,
"Matthias Brugger" <matthias.bgg@gmail.com>,
Chun-Kuang Hu <chunkuang.hu@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>, <wim@linux-watchdog.org>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>, <linux@roeck-us.net>
Cc: <devicetree@vger.kernel.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
Yongqiang Niu <yongqiang.niu@mediatek.com>,
<srv_heupstream@mediatek.com>, David Airlie <airlied@linux.ie>,
"jason-jh . lin" <jason-jh.lin@mediatek.com>,
<singo.chang@mediatek.com>, <llvm@lists.linux.dev>,
Nick Desaulniers <ndesaulniers@google.com>,
<linux-kernel@vger.kernel.org>, <dri-devel@lists.freedesktop.org>,
Nathan Chancellor <nathan@kernel.org>,
<linux-mediatek@lists.infradead.org>,
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v16 09/22] soc: mediatek: add mtk-mutex support for mt8195 vdosys1
Date: Sat, 16 Apr 2022 09:03:15 +0800 [thread overview]
Message-ID: <3eaac61a834fedeaf2f8a54ad2f5d14ecda60194.camel@mediatek.com> (raw)
In-Reply-To: <088784fbbe5b42a4dd9e796f0cf75a928a3b5a40.camel@mediatek.com>
Hi CK,
Thanks for the review.
On Tue, 2022-03-22 at 10:27 +0800, CK Hu wrote:
> Hi, Nancy:
>
> On Fri, 2022-03-18 at 22:19 +0800, Nancy.Lin wrote:
> > Add mtk-mutex support for mt8195 vdosys1.
> > The vdosys1 path component contains ovl_adaptor, merge5,
> > and dp_intf1. Ovl_adaptor is composed of several sub-elements.
> >
> > Signed-off-by: Nancy.Lin <nancy.lin@mediatek.com>
> > Reviewed-by: AngeloGioacchino Del Regno <
> > angelogioacchino.delregno@collabora.com>
> > ---
> > drivers/soc/mediatek/mtk-mutex.c | 54
> > ++++++++++++++++++++++++++++++++
> > 1 file changed, 54 insertions(+)
> >
> > diff --git a/drivers/soc/mediatek/mtk-mutex.c
> > b/drivers/soc/mediatek/mtk-mutex.c
> > index cb791671d751..70e6043e99df 100644
> > --- a/drivers/soc/mediatek/mtk-mutex.c
> > +++ b/drivers/soc/mediatek/mtk-mutex.c
> > @@ -129,6 +129,35 @@
> > #define MT8195_MUTEX_MOD_DISP_PWM0 BIT(27)
> > #define MT8195_MUTEX_MOD_DISP_PWM1 BIT(28)
> >
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA0 BIT(0)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA1 BIT(1)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA2 BIT(2)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA3 BIT(3)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA4 BIT(4)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA5 BIT(5)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA6 BIT(6)
> > +#define MT8195_MUTEX_MOD_DISP1_MDP_RDMA7 BIT(7)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP_MERGE0 BIT(8)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP_MERGE1 BIT(9)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP_MERGE2 BIT(10)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP_MERGE3 BIT(11)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP_MERGE4 BIT(12)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP2_DL_RELAY BIT(13)
> > +#define MT8195_MUTEX_MOD_DISP1_VPP3_DL_RELAY BIT(14)
> > +#define MT8195_MUTEX_MOD_DISP1_VDO0_DSC_DL_ASYNC BIT(15)
> > +#define MT8195_MUTEX_MOD_DISP1_VDO0_MERGE_DL_ASYNC BIT(16)
> > +#define MT8195_MUTEX_MOD_DISP1_VDO1_OUT_DL_RELAY BIT(17)
> > +#define MT8195_MUTEX_MOD_DISP1_DISP_MIXER BIT(18)
> > +#define MT8195_MUTEX_MOD_DISP1_HDR_VDO_FE0 BIT(19)
> > +#define MT8195_MUTEX_MOD_DISP1_HDR_VDO_FE1 BIT(20)
> > +#define MT8195_MUTEX_MOD_DISP1_HDR_GFX_FE0 BIT(21)
> > +#define MT8195_MUTEX_MOD_DISP1_HDR_GFX_FE1 BIT(22)
> > +#define MT8195_MUTEX_MOD_DISP1_HDR_VDO_BE0 BIT(23)
> > +#define MT8195_MUTEX_MOD_DISP1_HDR_MLOAD BIT(24)
> > +#define MT8195_MUTEX_MOD_DISP1_DPI0 BIT(25)
> > +#define MT8195_MUTEX_MOD_DISP1_DPI1 BIT(26)
> > +#define MT8195_MUTEX_MOD_DISP1_DP_INTF0 BIT(27)
> > +
> > #define MT2712_MUTEX_MOD_DISP_PWM2 BIT(10)
> > #define MT2712_MUTEX_MOD_DISP_OVL0 BIT(11)
> > #define MT2712_MUTEX_MOD_DISP_OVL1 BIT(12)
> > @@ -332,6 +361,27 @@ static const u64
> > mt8195_mutex_mod[DDP_COMPONENT_ID_MAX] = {
> > [DDP_COMPONENT_DSI0] = MT8195_MUTEX_MOD_DISP_DSI0,
> > [DDP_COMPONENT_PWM0] = MT8195_MUTEX_MOD_DISP_PWM0,
> > [DDP_COMPONENT_DP_INTF0] = MT8195_MUTEX_MOD_DISP_DP_INTF0,
> > + [DDP_COMPONENT_OVL_ADAPTOR] = MT8195_MUTEX_MOD_DISP1_MDP_RDMA0
> > >
>
> I would like to expose each mod instead of ovl adaptor. ovl adaptor
> is
> an application that combine these mod to achieve ovl function, maybe
> another application would combine part of these mod to achieve
> another
> function. Let application to decide the combination.
>
> Regards,
> CK
>
OK, I will separate ovl_adaptor component in next revision.
Regards,
Nancy
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA1
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA2
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA3
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA4
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA5
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA6
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_MDP_RDMA7
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_VPP_MERGE0
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_VPP_MERGE1
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_VPP_MERGE2
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_VPP_MERGE3
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_HDR_VDO_FE
> > 0 |
> > + MT8195_MUTEX_MOD_DISP1_HDR_VDO_FE
> > 1 |
> > + MT8195_MUTEX_MOD_DISP1_HDR_GFX_FE
> > 0 |
> > + MT8195_MUTEX_MOD_DISP1_HDR_GFX_FE
> > 1 |
> > + MT8195_MUTEX_MOD_DISP1_HDR_VDO_BE
> > 0 |
> > + MT8195_MUTEX_MOD_DISP1_HDR_MLOAD
> > >
> >
> > + MT8195_MUTEX_MOD_DISP1_DISP_MIXER
> > ,
> > + [DDP_COMPONENT_MERGE5] = MT8195_MUTEX_MOD_DISP1_VPP_MERGE4,
> > + [DDP_COMPONENT_DP_INTF1] = MT8195_MUTEX_MOD_DISP1_DP_INTF0,
> > };
> >
> > static const unsigned int mt2712_mutex_sof[DDP_MUTEX_SOF_MAX] = {
> > @@ -517,6 +567,9 @@ void mtk_mutex_add_comp(struct mtk_mutex
> > *mutex,
> > case DDP_COMPONENT_DP_INTF0:
> > sof_id = MUTEX_SOF_DP_INTF0;
> > break;
> > + case DDP_COMPONENT_DP_INTF1:
> > + sof_id = MUTEX_SOF_DP_INTF1;
> > + break;
> > default:
> > if (mtx->data->mutex_mod[id] <= BIT(31)) {
> > offset = DISP_REG_MUTEX_MOD(mtx->data-
> > > mutex_mod_reg,
> >
> > @@ -557,6 +610,7 @@ void mtk_mutex_remove_comp(struct mtk_mutex
> > *mutex,
> > case DDP_COMPONENT_DPI0:
> > case DDP_COMPONENT_DPI1:
> > case DDP_COMPONENT_DP_INTF0:
> > + case DDP_COMPONENT_DP_INTF1:
> > writel_relaxed(MUTEX_SOF_SINGLE_MODE,
> > mtx->regs +
> > DISP_REG_MUTEX_SOF(mtx->data-
> > > mutex_sof_reg,
>
>
next prev parent reply other threads:[~2022-04-16 1:03 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-18 14:19 [PATCH v16 00/22] Add MediaTek SoC DRM (vdosys1) support for mt8195 Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 01/22] dt-bindings: mediatek: add vdosys1 RDMA definition " Nancy.Lin
2022-03-21 9:52 ` CK Hu
2022-04-16 1:00 ` Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 02/22] dt-bindings: reset: mt8195: add vdosys1 reset control bit Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 03/22] dt-bindings: mediatek: add ethdr definition for mt8195 Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 04/22] soc: mediatek: add mtk-mmsys support for mt8195 vdosys1 Nancy.Lin
2022-03-22 3:31 ` CK Hu
2022-04-16 1:08 ` Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 05/22] soc: mediatek: add mtk-mmsys config API " Nancy.Lin
2022-03-21 9:27 ` Rex-BC Chen
2022-03-22 3:13 ` CK Hu
2022-04-16 1:06 ` Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 06/22] soc: mediatek: add cmdq support of " Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 07/22] soc: mediatek: mmsys: modify reset controller for MT8195 vdosys1 Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 08/22] soc: mediatek: change the mutex defines and the mutex_mod type Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 09/22] soc: mediatek: add mtk-mutex support for mt8195 vdosys1 Nancy.Lin
2022-03-22 2:27 ` CK Hu
2022-04-16 1:03 ` Nancy.Lin [this message]
2022-03-18 14:19 ` [PATCH v16 10/22] drm/mediatek: add display MDP RDMA support for MT8195 Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 11/22] drm/mediatek: add display merge advance config API " Nancy.Lin
2022-03-18 14:19 ` [PATCH v16 12/22] drm/mediatek: add display merge start/stop API for cmdq support Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 13/22] drm/mediatek: add display merge mute/unmute support for MT8195 Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 14/22] drm/mediatek: add display merge async reset control Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 15/22] drm/mediatek: add ETHDR support for MT8195 Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 16/22] drm/mediatek: add mediatek-drm plane color encoding info Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 17/22] drm/mediatek: add ovl_adaptor support for MT8195 Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 18/22] drm/mediatek: add dma dev get function Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 19/22] drm/mediatek: modify mediatek-drm for mt8195 multi mmsys support Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 20/22] drm/mediatek: add drm ovl_adaptor sub driver for MT8195 Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 21/22] drm/mediatek: add mediatek-drm of vdosys1 support " Nancy.Lin
2022-03-18 14:20 ` [PATCH v16 22/22] arm64: dts: mt8195: add display node for vdosys1 Nancy.Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3eaac61a834fedeaf2f8a54ad2f5d14ecda60194.camel@mediatek.com \
--to=nancy.lin@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=airlied@linux.ie \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chunkuang.hu@kernel.org \
--cc=ck.hu@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=jason-jh.lin@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux@roeck-us.net \
--cc=llvm@lists.linux.dev \
--cc=matthias.bgg@gmail.com \
--cc=nathan@kernel.org \
--cc=ndesaulniers@google.com \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=singo.chang@mediatek.com \
--cc=srv_heupstream@mediatek.com \
--cc=wim@linux-watchdog.org \
--cc=yongqiang.niu@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).