From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from picard.linux.it (picard.linux.it [213.254.12.146]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 87FDDF557FA for ; Mon, 20 Apr 2026 09:45:43 +0000 (UTC) Received: from picard.linux.it (localhost [IPv6:::1]) by picard.linux.it (Postfix) with ESMTP id 2E5A43E2AAE for ; Mon, 20 Apr 2026 11:45:42 +0200 (CEST) Received: from in-5.smtp.seeweb.it (in-5.smtp.seeweb.it [217.194.8.5]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by picard.linux.it (Postfix) with ESMTPS id A63AF3C18AB for ; Mon, 20 Apr 2026 11:45:23 +0200 (CEST) Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by in-5.smtp.seeweb.it (Postfix) with ESMTPS id 30CE36008D7 for ; Mon, 20 Apr 2026 11:45:21 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1776678322; x=1808214322; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=tnMRZujHdXQ0UdzAZfIsPbpwcxXuqcIE1eheUJI4hCc=; b=WpZ9t2b75Aytp3CfRST4x3XwDPeC6qAz7+q1gyVMQ+kira0HyewAbva8 8BiT3hrzAO+Frvo36+5YgakmQba6tV8LMQkWW8v3u8OowgFLdT5C9bs9/ rPvex2Uvpa/hwMdKIlfzOIXmwerGZ7ZMg4eJh23Ag3Hv3EPCSlNPP1Wmt wHJzxNBMmkxwa9eA2PogAnMoFNzcknQGkKsB48mPlFQmShD7q2iSzC0d9 LwlXUtozeusnewcNyVxFtC4Gk3e9AL5/kktouSaNQ/wMBNMNA0MbIOMp3 1i5xxEw/t6JJH3g48p7T3QGMNQ+azg6YWSDJCFb9DjZ9odgmDhnT3Pj8V g==; X-CSE-ConnectionGUID: 6zwNgrxARZWWHJdmjbph5g== X-CSE-MsgGUID: /nulhBXnTOOXI5J9HaC2TA== X-IronPort-AV: E=McAfee;i="6800,10657,11762"; a="88288519" X-IronPort-AV: E=Sophos;i="6.23,189,1770624000"; d="scan'208";a="88288519" Received: from orviesa003.jf.intel.com ([10.64.159.143]) by fmvoesa103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Apr 2026 02:45:18 -0700 X-CSE-ConnectionGUID: Mhwb7BJjQ1G/KnprKJgTKA== X-CSE-MsgGUID: xGEc/uEjROy6hZFjF5ns4Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.23,189,1770624000"; d="scan'208";a="235674971" Received: from pkubaj-desk.igk.intel.com (HELO intel.com) ([10.217.160.221]) by ORVIESA003-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Apr 2026 02:45:17 -0700 From: Piotr Kubaj To: ltp@lists.linux.it Date: Mon, 20 Apr 2026 11:44:38 +0200 Message-ID: <20260420094437.731979-2-piotr.kubaj@intel.com> X-Mailer: git-send-email 2.47.3 MIME-Version: 1.0 X-Virus-Scanned: clamav-milter 1.0.9 at in-5.smtp.seeweb.it X-Virus-Status: Clean Subject: [LTP] [PATCH v7] high_freq_hwp_cap_cppc.c: new test X-BeenThere: ltp@lists.linux.it X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux Test Project List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: helena.anna.dubel@intel.com, tomasz.ossowski@intel.com, rafael.j.wysocki@intel.com, daniel.niestepski@intel.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: ltp-bounces+ltp=archiver.kernel.org@lists.linux.it Sender: "ltp" Verify for all online logical CPUs that their highest performance value are the same for HWP Capability MSR 0x771 and CPPC sysfs file. Signed-off-by: Piotr Kubaj --- Addresses Andrea's feedback. runtest/power_management_tests | 1 + testcases/kernel/power_management/.gitignore | 1 + .../power_management/high_freq_hwp_cap_cppc.c | 90 +++++++++++++++++++ 3 files changed, 92 insertions(+) create mode 100644 testcases/kernel/power_management/high_freq_hwp_cap_cppc.c diff --git a/runtest/power_management_tests b/runtest/power_management_tests index 884e615cd..6d87dfb7f 100644 --- a/runtest/power_management_tests +++ b/runtest/power_management_tests @@ -1,4 +1,5 @@ #POWER_MANAGEMENT +high_freq_hwp_cap_cppc high_freq_hwp_cap_cppc runpwtests01 runpwtests01.sh runpwtests02 runpwtests02.sh runpwtests03 runpwtests03.sh diff --git a/testcases/kernel/power_management/.gitignore b/testcases/kernel/power_management/.gitignore index 0c2a3ed4b..c13bca1c4 100644 --- a/testcases/kernel/power_management/.gitignore +++ b/testcases/kernel/power_management/.gitignore @@ -1 +1,2 @@ +high_freq_hwp_cap_cppc pm_get_sched_values diff --git a/testcases/kernel/power_management/high_freq_hwp_cap_cppc.c b/testcases/kernel/power_management/high_freq_hwp_cap_cppc.c new file mode 100644 index 000000000..3cd7db221 --- /dev/null +++ b/testcases/kernel/power_management/high_freq_hwp_cap_cppc.c @@ -0,0 +1,90 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (C) 2026 Piotr Kubaj + */ + +/*\ + * Verify for all online logical CPUs that their highest performance value are + * the same for HWP Capability MSR 0x771 and CPPC sysfs file. + */ + +#include "tst_test.h" +#include "tst_safe_prw.h" + +#define MSR_HWP_CAPABILITIES 0x771 +#define HIGHEST_PERF_MASK 0xFF + +static int nproc; + +static void setup(void) +{ + nproc = tst_ncpus_conf(); +} + +static void run(void) +{ + bool status = true; + + for (int i = 0; i < nproc; i++) { + int online = 1; + char path[PATH_MAX]; + unsigned long long msr_highest_perf = 0, sysfs_highest_perf = 0; + + snprintf(path, sizeof(path), "/sys/devices/system/cpu/cpu%d/online", i); + if (i) + SAFE_FILE_SCANF(path, "%d", &online); + + if (!online) { + tst_res(TINFO, "CPU%d offline, skipping", i); + continue; + } + + snprintf(path, sizeof(path), "/sys/devices/system/cpu/cpu%d/acpi_cppc/highest_perf", i); + if (access(path, F_OK) == -1) { + tst_res(TCONF | TERRNO, "CPPC sysfs not available, skipping"); + return; + } + + SAFE_FILE_SCANF(path, "%llu", &sysfs_highest_perf); + tst_res(TDEBUG, "%s: %llu", path, sysfs_highest_perf); + + snprintf(path, sizeof(path), "/dev/cpu/%d/msr", i); + int fd = SAFE_OPEN(path, O_RDONLY); + + SAFE_PREAD(1, fd, &msr_highest_perf, sizeof(msr_highest_perf), MSR_HWP_CAPABILITIES); + SAFE_CLOSE(fd); + msr_highest_perf &= HIGHEST_PERF_MASK; + tst_res(TDEBUG, "%s: %llu", path, msr_highest_perf); + + if (msr_highest_perf != sysfs_highest_perf) { + tst_res(TINFO, "cpu%d: sysfs=%llu MSR=%llu", + i, sysfs_highest_perf, msr_highest_perf); + status = false; + } + } + + if (status) + tst_res(TPASS, "Sysfs and MSR values are equal"); + else + tst_res(TFAIL, "Highest performance values differ between sysfs and MSR"); +} + +static struct tst_test test = { + .needs_drivers = (const char *const []) { + "msr", + NULL + }, + .needs_kconfigs = (const char *const []) { + "CONFIG_ACPI_CPPC_LIB", + "CONFIG_X86_MSR", + NULL + }, + .needs_root = 1, + .setup = setup, + .supported_archs = (const char *const []) { + "x86", + "x86_64", + NULL + }, + .test_all = run +}; -- 2.47.3 --------------------------------------------------------------------- Intel Technology Poland sp. z o.o. ul. Slowackiego 173 | 80-298 Gdansk | Sad Rejonowy Gdansk Polnoc | VII Wydzial Gospodarczy Krajowego Rejestru Sadowego - KRS 101882 | NIP 957-07-52-316 | Kapital zakladowy 200.000 PLN. Spolka oswiadcza, ze posiada status duzego przedsiebiorcy w rozumieniu ustawy z dnia 8 marca 2013 r. o przeciwdzialaniu nadmiernym opoznieniom w transakcjach handlowych. Ta wiadomosc wraz z zalacznikami jest przeznaczona dla okreslonego adresata i moze zawierac informacje poufne. W razie przypadkowego otrzymania tej wiadomosci, prosimy o powiadomienie nadawcy oraz trwale jej usuniecie; jakiekolwiek przegladanie lub rozpowszechnianie jest zabronione. This e-mail and any attachments may contain confidential material for the sole use of the intended recipient(s). If you are not the intended recipient, please contact the sender and delete all copies; any review or distribution by others is strictly prohibited. -- Mailing list info: https://lists.linux.it/listinfo/ltp