From mboxrd@z Thu Jan 1 00:00:00 1970 From: Eric Dumazet Subject: RE: [RFC PATCH net-next 2/6] x86: bpf_jit_comp: support BPF_S_ANC_SECCOMP_LD_W instruction Date: Fri, 26 Apr 2013 08:46:22 -0700 Message-ID: <1366991182.8964.223.camel@edumazet-glaptop> References: <1366962706-24204-1-git-send-email-xi.wang@gmail.com> <1366962706-24204-3-git-send-email-xi.wang@gmail.com> <1366985926.8964.190.camel@edumazet-glaptop> <1366990066.8964.216.camel@edumazet-glaptop> Mime-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit Cc: Xi Wang , Daniel Borkmann , "David S. Miller" , Russell King , Heiko Carstens , Eric Dumazet , Will Drewry , Andrew Morton , netdev@vger.kernel.org, linux-kernel@vger.kernel.org To: David Laight Return-path: In-Reply-To: Sender: linux-kernel-owner@vger.kernel.org List-Id: netdev.vger.kernel.org On Fri, 2013-04-26 at 16:38 +0100, David Laight wrote: > The call needs the displacement from the address of > the instruction following the call. > I can't imagine any way in which above can allow for the 5 byte > 'mov imm32,%edi' instruction. > > I'd have thought there would be an EMIT1_imm32(). > (I've written a lot of x86 asm in my days!) > Thats the same. off32 is a 32bit quantity, or immediate 32 if you prefer.