From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from PH0PR06CU001.outbound.protection.outlook.com (mail-westus3azon11011042.outbound.protection.outlook.com [40.107.208.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 311B24F7990; Fri, 15 May 2026 17:30:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.208.42 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778866222; cv=fail; b=IVcSCWWdQ4JZxbXo93Ax4zIWPX8MY5C5NV90uOIHRnLOXB86L1fs5pswfMBlmR41MgQYbYtmesDES4c+vZjps+fwNNnD5xFL/87yEqocjWCC7rieyvUKq6wFQ0EQ2g4p+0P7OE7p3nXZHC9QJ6wDqMtoRzDZl2cWbLaIDJESU6A= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778866222; c=relaxed/simple; bh=2Cu14b1sR319CsW7eRuDwGH5EotJVEib5oXfwVySW3g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=CWVPqh8EPt3WG6HwMrAiONiXqPpQ8nyXGM72aqifzfthw9W16xp+4AUzB7cMvCW/gs2KB2KlcypZOTrns1LnH1cGjSPOuHDVqnEXG29Be0hHZmnkrAlaU1mc53La+usJQtnrdtrcTC4ekU6yHDEp9Z6kXfQe1JkIZRLb8zznvnc= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=Irbbp2y/; arc=fail smtp.client-ip=40.107.208.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="Irbbp2y/" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ealZtbxlc8+UeFfSAXz68FuZKE5YHTPdlTud9WIyn7DmvPelrKYFBcchNaDVC60UEAiVvkgSXiFPXRh6zmGYuThAyVhSee/D+C/8MYHb94vYPd1sLYA+spe2mlHsI3JJc3S+b52r6tEaYlyuhdtxsG2cfdNtcbGVPJt7ZcZAwEBi6o7K9bWJSob8JGMufN0p2Z5oMrffA2SFP1cR0VNL6guHyHl8GlChvfHR1Yb0bD7p+bPkMwiS3X6KeePqqy6aF+EQq5xcGnCJvKrq8lOduv1hflSY3gF2TdXmLupdGNliuqSeIapTYaPqt2/FcwANEmbDA14hQgdIanSTEvNEuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FAadT1pG8KDGezjcnwA25XE6j9e6H/Aq3Hu56q5aWk8=; b=kEQNeeZMkMzl2umLV6KUUIZrE4uNXAmtRnlv2MC9qsIQTm7/aclWLLrM3dVAIfhI6gVB0Ut30gC+equrmsgHYgVHHYBWojd0g2DDzyZbU/BoagKXHZEPXbhwcF1bNQvUCayMYHfbeyKlD8xUqsowmBveBOL+CwW+0cair34xP6lDEhtMax8vQVQaH2JrOfzo6+SoXiYiwqTAjzwqPMyqxCrEKOtu+CjUyVt1rshFk5uWm7+JFnCM6JEi5bWagoJYljZuqrihsryv3qU90OV8mi752MgidAlyutOydf32f6g6qNtgFicMa7WhhDgz4eisi/5N4QEZ/dMevyD0PdCtCg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FAadT1pG8KDGezjcnwA25XE6j9e6H/Aq3Hu56q5aWk8=; b=Irbbp2y/qP/zXsoeJ4sEI+QLw2+cF0DXqf9NpxE57kJ9NW2X4z0MnuHQAiYxeoTwoNlR4+hUCQsOLHrZlUvIiKL35XTeKmiFUx4nLK+y/C9HPMgCdRKpZdCEzWWqAM2bIr/UX8v+2MFhzrQMO3d+pp/56pKC0xXBwekOyh1XFk95yCLzIsYWuvWNdLyoU7rVZWF0GkCDMFplZ5OOM+e3iPtC9+UR1NoCYGptvBsjcK1j35RcruUY5Q6UYsD1GpZ1RfI4MGp3++GbrEZuZJ6Lud21l+1xpWamhb9SOBxkB4KfBdFoj8FSogA4dSKPzS8NXtcn6/ImzL8Xluyud6EZQA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nvidia.com; Received: from LV8PR12MB9620.namprd12.prod.outlook.com (2603:10b6:408:2a1::19) by CH3PR12MB7595.namprd12.prod.outlook.com (2603:10b6:610:14c::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9913.11; Fri, 15 May 2026 17:30:15 +0000 Received: from LV8PR12MB9620.namprd12.prod.outlook.com ([fe80::299d:f5e0:3550:1528]) by LV8PR12MB9620.namprd12.prod.outlook.com ([fe80::299d:f5e0:3550:1528%5]) with mapi id 15.21.0025.012; Fri, 15 May 2026 17:30:15 +0000 From: Jason Gunthorpe To: Alex Williamson , David Matlack , kvm@vger.kernel.org, Leon Romanovsky , linux-kselftest@vger.kernel.org, linux-rdma@vger.kernel.org, Mark Bloch , netdev@vger.kernel.org, Saeed Mahameed , Shuah Khan , Tariq Toukan Cc: patches@lists.linux.dev Subject: [PATCH v2 02/11] net/mlx5: Move HW constant groups from device.h/cq.h to mlx5_ifc.h Date: Fri, 15 May 2026 14:29:59 -0300 Message-ID: <2-v2-72e9640932fd+2c64-mlx5st_jgg@nvidia.com> In-Reply-To: <0-v2-72e9640932fd+2c64-mlx5st_jgg@nvidia.com> References: Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: MN0PR02CA0001.namprd02.prod.outlook.com (2603:10b6:208:530::21) To LV8PR12MB9620.namprd12.prod.outlook.com (2603:10b6:408:2a1::19) Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: LV8PR12MB9620:EE_|CH3PR12MB7595:EE_ X-MS-Office365-Filtering-Correlation-Id: d5203606-1e6d-4650-5042-08deb2a79e43 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|1800799024|366016|921020|22082099003|18002099003|56012099003|3023799003|11063799003; X-Microsoft-Antispam-Message-Info: wW8kuyBpryL2aOCOdZ3FJ5jnWcoDkjVCQye3LsRQVidaOkIXbisAIrAc73hnLM0y9472jkNXKzwT1I8fu4eFT9+JoqACFkItP00t3/vlv2npU0cQuxCS2KrfuTacSVAa1fqFDolqUzyN5KtI7ZvUGYVheXOBmCDxNJxJWrFWeU8pB69XMfrdueA3kspVKPk52c8no37supYLk9Pni9CnffBxnCGReIta0UXjFdFUvY9rFMrZ5frGcqJwX3Wx/ChfDlgktSbKgEHrn5k1r3TCyOPLiefQmZXfx1xj/8eHlq9EP58irqSeiDHLbkhydGXfmnVYbmBzlw4ycghRg2BpPOE1QsAjGLMlWax3k0vqGrWqhipQrxR890nwDI5BLbQ4JkZUS5fSsdRfDfbTMgFUpDwyOydrZSVmiIJHXmepoxeu4aQbPebAJpW3AzTJzATWcbUSQ1IoI91e1lIiTEIjyTC0m6pSGoE+dvQK2/NgQg6wg/bIEiLATEhBbZhA0W+GD3u30l/s4mTUEtWBHrpWslniY59MAjFhyDnJkX/uhg5vI6B18WY9x/gu5ZVTgWfJJwK9YkwdsSYIbQUfji1qjxo6vj3mOU6bMqNROCUVQ7mj+KffXX9Xzud0jGjUSmLI1Ni9EwxMumSQWJ8wNExH5CxeUrM7wgqJZ2F+2f/w51y2NZOCuKNrnI6bM52glKgncyl9QbH5wNEgE9wJTzpIsI8AyDC70tyoDNZZs2d98Wk= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:LV8PR12MB9620.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(1800799024)(366016)(921020)(22082099003)(18002099003)(56012099003)(3023799003)(11063799003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?BJTsg6tWXRzbuo+5vUPlNqphinwn/OAOA1EnlxHgqySpkGC4PKbhONidgfRx?= =?us-ascii?Q?qz/olndOVRTvfkaQwzrmGENwxR/2O71BlBobg96L+TtnjBITdcVqvh5T5is6?= =?us-ascii?Q?05iMEzWVtvKiblMVPDsTONsaLcxBijYdJ5suJChObnFyB9UlAQz3ahIvauEd?= =?us-ascii?Q?w0STaQ4D5oo68NJKHN84H/9de6boK2g9kiAhfXVReLXNxI3K/a7tJtROC00d?= =?us-ascii?Q?zb5OnI21ttea7aCrhst7tv9NJ+f15WfwpqkcTYxXa2C5TLyT/jlq/x8FjiAR?= =?us-ascii?Q?9awDhESzQnhLc6UezNTX2pc0ActHc/EGu61RiX/SI0UtcGa7ey++mrn9rL5K?= =?us-ascii?Q?5gCIcgeijg7tHkJ7p0XZ6IGEA2D5hKfGYlhDORwyPyJR7Ku08dbt1OtP50NI?= =?us-ascii?Q?VdTmJPwp5GngZAlwH9B9u4zKR/BVEJWY9VFBVUZgXYA5Cp6mxfLH/9r4xqCq?= =?us-ascii?Q?U2PjdRwPmKkYlHeftUfAEZjfX9nau/JJqqYLBRgF0VEmPXfcFy5fB2BKXAzO?= =?us-ascii?Q?DQQUGuu617Q13swP3fxjrhoV+rLET9OYZkNjT35r1yWE/iUw6IVg727Y4Xqa?= =?us-ascii?Q?IxNjB3fL/A8uTf7jqRalUhf4VqNbAmHmRQ244RJZcYVxe/6DNUd+IGZDLDWq?= =?us-ascii?Q?kj3QpjRckQFZAbOM3dYbl8XjpVm9s8aUMlP+EQPI+47Y1tDoIe6AaU/07QwB?= =?us-ascii?Q?WJPmjk8vnEXQhywKkUK/CQDFr7fTHKJpqCI/enV5qcnWH2vjkS/Z1vIqEjaE?= =?us-ascii?Q?s48G45yNoY5va0Y0ncYUjmuJ39IkbgJ+DdbK23f858sIBiR09oZMqxSwWwr8?= =?us-ascii?Q?fkT1WjtwXwtmfpCEx4VzUAJ4aG+6G3Y4SBNuxWM2KBG+ngkq3j0PezYiYVJZ?= =?us-ascii?Q?Z4WmHMzpqTw01kdXeeqgLF+weKi0v8lFQWU8lzDTX0OBNSXxXDRUBaAoZDnl?= =?us-ascii?Q?TU5a5ZS0lZrzR31PCj1wFl2sy8z7Sqr+XLQGcZSyrR028N8LEjHNgGTsto/k?= =?us-ascii?Q?GEaPDg9KRq0oHE5sC86MvFJZCrXugsGKXWKjJv5MTShbxMJj5uebfpdUbFTa?= =?us-ascii?Q?fKi7mxFhbVemTTzbSNr59DPFvltfGA072sqXdXNFt9/TIvU0GenrMzMJkOW3?= =?us-ascii?Q?dZEM0EN3s5rrERmjT4402hf882zdznGdA8OO3gxFh+zBMloWwtIMnExSMC4N?= =?us-ascii?Q?HRswcdOiSd4sttpNt7uAOdDLgpJYDF55Dq7A/6rsf3iZx7YcNeeCIi6BwoOw?= =?us-ascii?Q?UF/gRVYsgGGcOptHUCPp8rs1Zy9QAMXR/jzrP1YomojXFi09/kyvKuq0cgh1?= =?us-ascii?Q?FETzDrgSv/t6oo0DaicuOjQdYVPBvqICViB9ncSDVhgMtWC7SdwxyTPuXl2J?= =?us-ascii?Q?+vM4zL1xdok6BJhC0og1zcgjG4Int95VvMIIjUprL/8zyXlt3H+rSE+R616C?= =?us-ascii?Q?F4nQpyNZMZGd0IS1aR0Rj/++PFZ9Md7wJU8tCI+X1LusHiA+AL10ZqepLf2e?= =?us-ascii?Q?orr2j8o49Bco/lFkp9CmLeodTjzlT//pRf8lUysNAgbl8g6XcfHz+K5NcoNg?= =?us-ascii?Q?ZGZDyZQkwrKq9f4DcE5WHha58Wta0166x+nBSWnkzPBQ+DMd348ktnJ8wQc9?= =?us-ascii?Q?heClCAepJWKbYTfUBquP/fZTa/ybzpbMrDSgosi68rXlMnaUh7p3TpLeZX0R?= =?us-ascii?Q?ePc8jUCOApXJ5I3fIYVh47Edcr9HfNVHgpeyL06w60tA59Ui?= X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: d5203606-1e6d-4650-5042-08deb2a79e43 X-MS-Exchange-CrossTenant-AuthSource: LV8PR12MB9620.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 May 2026 17:30:12.2158 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: XwmbXZsIzcsbR1TFYf8rMpX5N1cYCVt9g9GD11CtQZ+cWtUBya8kuOiyxnWMfull X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB7595 Generally the IFC file should contain enums for the fields it defines. Move the ones in device.h that are relevant to the VFIO selftests over to the IFC file: wqe_ctrl_seg_bits.opcode: all MLX5_OPCODE_* WQE opcodes wqe_ctrl_seg_bits.ce: new MLX5_WQE_CE_* completion/event modes cqe64_bits.opcode: all MLX5_CQE_* CQE opcode values eqe_bits.event_type: enum mlx5_event (all event types) cmd_out_bits.status: all MLX5_CMD_STAT_* status codes query_hca_cap_in_bits.op_mod: enum mlx5_cap_mode Tidy MLX5_PCI_CMD_XPORT which is an alias of MLX5_CMD_QUEUE_ENTRY_TYPE_PCIE_CMD_IF_TRANSPORT. No functional change. All existing users of device.h and cq.h continue to see these constants through the include chain. Assisted-by: Claude:claude-opus-4.6 Signed-off-by: Jason Gunthorpe --- include/linux/mlx5/cq.h | 10 --- include/linux/mlx5/device.h | 114 +------------------------------ include/linux/mlx5/mlx5_ifc.h | 123 ++++++++++++++++++++++++++++++++++ 3 files changed, 124 insertions(+), 123 deletions(-) diff --git a/include/linux/mlx5/cq.h b/include/linux/mlx5/cq.h index 9d47cdc727ad0d..a1c14479e462c2 100644 --- a/include/linux/mlx5/cq.h +++ b/include/linux/mlx5/cq.h @@ -81,16 +81,6 @@ enum { enum { MLX5_CQE_OWNER_MASK = 1, - MLX5_CQE_REQ = 0, - MLX5_CQE_RESP_WR_IMM = 1, - MLX5_CQE_RESP_SEND = 2, - MLX5_CQE_RESP_SEND_IMM = 3, - MLX5_CQE_RESP_SEND_INV = 4, - MLX5_CQE_RESIZE_CQ = 5, - MLX5_CQE_SIG_ERR = 12, - MLX5_CQE_REQ_ERR = 13, - MLX5_CQE_RESP_ERR = 14, - MLX5_CQE_INVALID = 15, }; enum { diff --git a/include/linux/mlx5/device.h b/include/linux/mlx5/device.h index 07a25f26429213..c739a1f578dc44 100644 --- a/include/linux/mlx5/device.h +++ b/include/linux/mlx5/device.h @@ -172,7 +172,7 @@ enum mlx5_inline_modes { enum { MLX5_MAX_COMMANDS = 32, MLX5_CMD_DATA_BLOCK_SIZE = 512, - MLX5_PCI_CMD_XPORT = 7, + MLX5_PCI_CMD_XPORT = MLX5_CMD_QUEUE_ENTRY_TYPE_PCIE_CMD_IF_TRANSPORT, MLX5_MKEY_BSF_OCTO_SIZE = 4, MLX5_MAX_PSVS = 4, }; @@ -308,63 +308,6 @@ enum { MLX5_EVENT_QUEUE_TYPE_DCT = 6, }; -/* mlx5 components can subscribe to any one of these events via - * mlx5_eq_notifier_register API. - */ -enum mlx5_event { - /* Special value to subscribe to any event */ - MLX5_EVENT_TYPE_NOTIFY_ANY = 0x0, - /* HW events enum start: comp events are not subscribable */ - MLX5_EVENT_TYPE_COMP = 0x0, - /* HW Async events enum start: subscribable events */ - MLX5_EVENT_TYPE_PATH_MIG = 0x01, - MLX5_EVENT_TYPE_COMM_EST = 0x02, - MLX5_EVENT_TYPE_SQ_DRAINED = 0x03, - MLX5_EVENT_TYPE_SRQ_LAST_WQE = 0x13, - MLX5_EVENT_TYPE_SRQ_RQ_LIMIT = 0x14, - - MLX5_EVENT_TYPE_CQ_ERROR = 0x04, - MLX5_EVENT_TYPE_WQ_CATAS_ERROR = 0x05, - MLX5_EVENT_TYPE_PATH_MIG_FAILED = 0x07, - MLX5_EVENT_TYPE_WQ_INVAL_REQ_ERROR = 0x10, - MLX5_EVENT_TYPE_WQ_ACCESS_ERROR = 0x11, - MLX5_EVENT_TYPE_SRQ_CATAS_ERROR = 0x12, - MLX5_EVENT_TYPE_OBJECT_CHANGE = 0x27, - - MLX5_EVENT_TYPE_INTERNAL_ERROR = 0x08, - MLX5_EVENT_TYPE_PORT_CHANGE = 0x09, - MLX5_EVENT_TYPE_GPIO_EVENT = 0x15, - MLX5_EVENT_TYPE_PORT_MODULE_EVENT = 0x16, - MLX5_EVENT_TYPE_TEMP_WARN_EVENT = 0x17, - MLX5_EVENT_TYPE_XRQ_ERROR = 0x18, - MLX5_EVENT_TYPE_REMOTE_CONFIG = 0x19, - MLX5_EVENT_TYPE_GENERAL_EVENT = 0x22, - MLX5_EVENT_TYPE_MONITOR_COUNTER = 0x24, - MLX5_EVENT_TYPE_PPS_EVENT = 0x25, - - MLX5_EVENT_TYPE_DB_BF_CONGESTION = 0x1a, - MLX5_EVENT_TYPE_STALL_EVENT = 0x1b, - - MLX5_EVENT_TYPE_CMD = 0x0a, - MLX5_EVENT_TYPE_PAGE_REQUEST = 0xb, - - MLX5_EVENT_TYPE_PAGE_FAULT = 0xc, - MLX5_EVENT_TYPE_NIC_VPORT_CHANGE = 0xd, - - MLX5_EVENT_TYPE_ESW_FUNCTIONS_CHANGED = 0xe, - MLX5_EVENT_TYPE_VHCA_STATE_CHANGE = 0xf, - - MLX5_EVENT_TYPE_DCT_DRAINED = 0x1c, - MLX5_EVENT_TYPE_DCT_KEY_VIOLATION = 0x1d, - - MLX5_EVENT_TYPE_FPGA_ERROR = 0x20, - MLX5_EVENT_TYPE_FPGA_QP_ERROR = 0x21, - - MLX5_EVENT_TYPE_DEVICE_TRACER = 0x26, - - MLX5_EVENT_TYPE_MAX = 0x100, -}; - enum mlx5_driver_event { MLX5_DRIVER_EVENT_TYPE_TRAP = 0, MLX5_DRIVER_EVENT_UPLINK_NETDEV, @@ -420,22 +363,6 @@ enum { }; enum { - MLX5_OPCODE_NOP = 0x00, - MLX5_OPCODE_SEND_INVAL = 0x01, - MLX5_OPCODE_RDMA_WRITE = 0x08, - MLX5_OPCODE_RDMA_WRITE_IMM = 0x09, - MLX5_OPCODE_SEND = 0x0a, - MLX5_OPCODE_SEND_IMM = 0x0b, - MLX5_OPCODE_LSO = 0x0e, - MLX5_OPCODE_RDMA_READ = 0x10, - MLX5_OPCODE_ATOMIC_CS = 0x11, - MLX5_OPCODE_ATOMIC_FA = 0x12, - MLX5_OPCODE_ATOMIC_MASKED_CS = 0x14, - MLX5_OPCODE_ATOMIC_MASKED_FA = 0x15, - MLX5_OPCODE_BIND_MW = 0x18, - MLX5_OPCODE_CONFIG_CMD = 0x1f, - MLX5_OPCODE_ENHANCED_MPSW = 0x29, - MLX5_RECV_OPCODE_RDMA_WRITE_IMM = 0x00, MLX5_RECV_OPCODE_SEND = 0x01, MLX5_RECV_OPCODE_SEND_IMM = 0x02, @@ -443,19 +370,6 @@ enum { MLX5_CQE_OPCODE_ERROR = 0x1e, MLX5_CQE_OPCODE_RESIZE = 0x16, - - MLX5_OPCODE_SET_PSV = 0x20, - MLX5_OPCODE_GET_PSV = 0x21, - MLX5_OPCODE_CHECK_PSV = 0x22, - MLX5_OPCODE_DUMP = 0x23, - MLX5_OPCODE_RGET_PSV = 0x26, - MLX5_OPCODE_RCHECK_PSV = 0x27, - - MLX5_OPCODE_UMR = 0x25, - - MLX5_OPCODE_FLOW_TBL_ACCESS = 0x2c, - - MLX5_OPCODE_ACCESS_ASO = 0x2d, }; enum { @@ -1223,12 +1137,6 @@ enum mlx5_flex_parser_protos { /* MLX5 DEV CAPs */ -/* TODO: EAT.ME */ -enum mlx5_cap_mode { - HCA_CAP_OPMOD_GET_MAX = 0, - HCA_CAP_OPMOD_GET_CUR = 1, -}; - /* Any new cap addition must update mlx5_hca_caps_alloc() to allocate * capability memory. */ @@ -1506,26 +1414,6 @@ enum mlx5_qcam_feature_groups { #define MLX5_CAP_PSP(mdev, cap)\ MLX5_GET(psp_cap, (mdev)->caps.hca[MLX5_CAP_PSP]->cur, cap) -enum { - MLX5_CMD_STAT_OK = 0x0, - MLX5_CMD_STAT_INT_ERR = 0x1, - MLX5_CMD_STAT_BAD_OP_ERR = 0x2, - MLX5_CMD_STAT_BAD_PARAM_ERR = 0x3, - MLX5_CMD_STAT_BAD_SYS_STATE_ERR = 0x4, - MLX5_CMD_STAT_BAD_RES_ERR = 0x5, - MLX5_CMD_STAT_RES_BUSY = 0x6, - MLX5_CMD_STAT_NOT_READY = 0x7, - MLX5_CMD_STAT_LIM_ERR = 0x8, - MLX5_CMD_STAT_BAD_RES_STATE_ERR = 0x9, - MLX5_CMD_STAT_IX_ERR = 0xa, - MLX5_CMD_STAT_NO_RES_ERR = 0xf, - MLX5_CMD_STAT_BAD_INP_LEN_ERR = 0x50, - MLX5_CMD_STAT_BAD_OUTP_LEN_ERR = 0x51, - MLX5_CMD_STAT_BAD_QP_STATE_ERR = 0x10, - MLX5_CMD_STAT_BAD_PKT_ERR = 0x30, - MLX5_CMD_STAT_BAD_SIZE_OUTS_CQES_ERR = 0x40, -}; - enum { MLX5_IEEE_802_3_COUNTERS_GROUP = 0x0, MLX5_RFC_2863_COUNTERS_GROUP = 0x1, diff --git a/include/linux/mlx5/mlx5_ifc.h b/include/linux/mlx5/mlx5_ifc.h index 80ae6aeaf535b0..9976bc80a41b33 100644 --- a/include/linux/mlx5/mlx5_ifc.h +++ b/include/linux/mlx5/mlx5_ifc.h @@ -5991,6 +5991,39 @@ struct mlx5_ifc_wqe_ctrl_seg_bits { u8 imm[0x20]; }; +/* Values for wqe_ctrl_seg_bits.opcode */ +enum { + MLX5_OPCODE_NOP = 0x00, + MLX5_OPCODE_SEND_INVAL = 0x01, + MLX5_OPCODE_RDMA_WRITE = 0x08, + MLX5_OPCODE_RDMA_WRITE_IMM = 0x09, + MLX5_OPCODE_SEND = 0x0a, + MLX5_OPCODE_SEND_IMM = 0x0b, + MLX5_OPCODE_LSO = 0x0e, + MLX5_OPCODE_RDMA_READ = 0x10, + MLX5_OPCODE_ATOMIC_CS = 0x11, + MLX5_OPCODE_ATOMIC_FA = 0x12, + MLX5_OPCODE_ATOMIC_MASKED_CS = 0x14, + MLX5_OPCODE_ATOMIC_MASKED_FA = 0x15, + MLX5_OPCODE_BIND_MW = 0x18, + MLX5_OPCODE_CONFIG_CMD = 0x1f, + MLX5_OPCODE_SET_PSV = 0x20, + MLX5_OPCODE_GET_PSV = 0x21, + MLX5_OPCODE_CHECK_PSV = 0x22, + MLX5_OPCODE_DUMP = 0x23, + MLX5_OPCODE_UMR = 0x25, + MLX5_OPCODE_RGET_PSV = 0x26, + MLX5_OPCODE_RCHECK_PSV = 0x27, + MLX5_OPCODE_ENHANCED_MPSW = 0x29, + MLX5_OPCODE_FLOW_TBL_ACCESS = 0x2c, + MLX5_OPCODE_ACCESS_ASO = 0x2d, +}; + +/* Values for wqe_ctrl_seg_bits.ce */ +enum { + MLX5_WQE_CE_CQE_ALWAYS = 2, +}; + struct mlx5_ifc_wqe_raddr_seg_bits { u8 raddr[0x40]; @@ -6026,6 +6059,20 @@ struct mlx5_ifc_cqe64_bits { u8 owner[0x1]; }; +/* Values for cqe64_bits.opcode */ +enum { + MLX5_CQE_REQ = 0, + MLX5_CQE_RESP_WR_IMM = 1, + MLX5_CQE_RESP_SEND = 2, + MLX5_CQE_RESP_SEND_IMM = 3, + MLX5_CQE_RESP_SEND_INV = 4, + MLX5_CQE_RESIZE_CQ = 5, + MLX5_CQE_SIG_ERR = 12, + MLX5_CQE_REQ_ERR = 13, + MLX5_CQE_RESP_ERR = 14, + MLX5_CQE_INVALID = 15, +}; + struct mlx5_ifc_qp_context_extension_bits { u8 reserved_at_0[0x60]; @@ -6522,6 +6569,12 @@ struct mlx5_ifc_query_hca_cap_in_bits { u8 reserved_at_60[0x20]; }; +/* Values for query_hca_cap_in_bits.op_mod */ +enum mlx5_cap_mode { + HCA_CAP_OPMOD_GET_MAX = 0, + HCA_CAP_OPMOD_GET_CUR = 1, +}; + struct mlx5_ifc_other_hca_cap_bits { u8 roce[0x1]; u8 reserved_at_1[0x27f]; @@ -11310,6 +11363,55 @@ struct mlx5_ifc_eqe_bits { u8 owner[0x1]; }; +/* Values for eqe_bits.event_type */ +enum mlx5_event { + /* Special value to subscribe to any event */ + MLX5_EVENT_TYPE_NOTIFY_ANY = 0x0, + /* HW events enum start: comp events are not subscribable */ + MLX5_EVENT_TYPE_COMP = 0x0, + /* HW Async events enum start: subscribable events */ + MLX5_EVENT_TYPE_PATH_MIG = 0x01, + MLX5_EVENT_TYPE_COMM_EST = 0x02, + MLX5_EVENT_TYPE_SQ_DRAINED = 0x03, + MLX5_EVENT_TYPE_SRQ_LAST_WQE = 0x13, + MLX5_EVENT_TYPE_SRQ_RQ_LIMIT = 0x14, + + MLX5_EVENT_TYPE_CQ_ERROR = 0x04, + MLX5_EVENT_TYPE_WQ_CATAS_ERROR = 0x05, + MLX5_EVENT_TYPE_PATH_MIG_FAILED = 0x07, + MLX5_EVENT_TYPE_WQ_INVAL_REQ_ERROR = 0x10, + MLX5_EVENT_TYPE_WQ_ACCESS_ERROR = 0x11, + MLX5_EVENT_TYPE_SRQ_CATAS_ERROR = 0x12, + MLX5_EVENT_TYPE_OBJECT_CHANGE = 0x27, + + MLX5_EVENT_TYPE_INTERNAL_ERROR = 0x08, + MLX5_EVENT_TYPE_PORT_CHANGE = 0x09, + MLX5_EVENT_TYPE_CMD = 0x0a, + MLX5_EVENT_TYPE_PAGE_REQUEST = 0x0b, + MLX5_EVENT_TYPE_PAGE_FAULT = 0x0c, + MLX5_EVENT_TYPE_NIC_VPORT_CHANGE = 0x0d, + MLX5_EVENT_TYPE_ESW_FUNCTIONS_CHANGED = 0x0e, + MLX5_EVENT_TYPE_VHCA_STATE_CHANGE = 0x0f, + MLX5_EVENT_TYPE_GPIO_EVENT = 0x15, + MLX5_EVENT_TYPE_PORT_MODULE_EVENT = 0x16, + MLX5_EVENT_TYPE_TEMP_WARN_EVENT = 0x17, + MLX5_EVENT_TYPE_XRQ_ERROR = 0x18, + MLX5_EVENT_TYPE_REMOTE_CONFIG = 0x19, + MLX5_EVENT_TYPE_DB_BF_CONGESTION = 0x1a, + MLX5_EVENT_TYPE_STALL_EVENT = 0x1b, + MLX5_EVENT_TYPE_DCT_DRAINED = 0x1c, + MLX5_EVENT_TYPE_DCT_KEY_VIOLATION = 0x1d, + MLX5_EVENT_TYPE_FPGA_ERROR = 0x20, + MLX5_EVENT_TYPE_FPGA_QP_ERROR = 0x21, + MLX5_EVENT_TYPE_GENERAL_EVENT = 0x22, + MLX5_EVENT_TYPE_MONITOR_COUNTER = 0x24, + MLX5_EVENT_TYPE_PPS_EVENT = 0x25, + MLX5_EVENT_TYPE_DEVICE_TRACER = 0x26, + + MLX5_EVENT_TYPE_MAX = 0x100, +}; + +/* Values for cmd_queue_entry_bits.type */ enum { MLX5_CMD_QUEUE_ENTRY_TYPE_PCIE_CMD_IF_TRANSPORT = 0x7, }; @@ -11352,6 +11454,27 @@ struct mlx5_ifc_cmd_out_bits { u8 command_output[0x20]; }; +/* Values for cmd_out_bits.status */ +enum { + MLX5_CMD_STAT_OK = 0x0, + MLX5_CMD_STAT_INT_ERR = 0x1, + MLX5_CMD_STAT_BAD_OP_ERR = 0x2, + MLX5_CMD_STAT_BAD_PARAM_ERR = 0x3, + MLX5_CMD_STAT_BAD_SYS_STATE_ERR = 0x4, + MLX5_CMD_STAT_BAD_RES_ERR = 0x5, + MLX5_CMD_STAT_RES_BUSY = 0x6, + MLX5_CMD_STAT_NOT_READY = 0x7, + MLX5_CMD_STAT_LIM_ERR = 0x8, + MLX5_CMD_STAT_BAD_RES_STATE_ERR = 0x9, + MLX5_CMD_STAT_IX_ERR = 0xa, + MLX5_CMD_STAT_NO_RES_ERR = 0xf, + MLX5_CMD_STAT_BAD_QP_STATE_ERR = 0x10, + MLX5_CMD_STAT_BAD_PKT_ERR = 0x30, + MLX5_CMD_STAT_BAD_SIZE_OUTS_CQES_ERR = 0x40, + MLX5_CMD_STAT_BAD_INP_LEN_ERR = 0x50, + MLX5_CMD_STAT_BAD_OUTP_LEN_ERR = 0x51, +}; + struct mlx5_ifc_cmd_in_bits { u8 opcode[0x10]; u8 reserved_at_10[0x10]; -- 2.43.0