From: Arthur Jones <arthur.jones@riverbed.com>
To: "Allan, Bruce W" <bruce.w.allan@intel.com>
Cc: Ben Hutchings <bhutchings@solarflare.com>,
"Kirsher, Jeffrey T" <jeffrey.t.kirsher@intel.com>,
"netdev@vger.kernel.org" <netdev@vger.kernel.org>
Subject: Re: [PATCH] e1000e: workaround missing power down mii control bit on 82571
Date: Fri, 17 Dec 2010 06:04:53 -0800 [thread overview]
Message-ID: <20101217140453.GS18990@ajones-laptop.nbttech.com> (raw)
In-Reply-To: <8DD2590731AB5D4C9DBF71A877482A9001773F7AD6@orsmsx509.amr.corp.intel.com>
Hi Bruce, ...
On Thu, Dec 16, 2010 at 05:46:02PM -0800, Allan, Bruce W wrote:
> >-----Original Message-----
> >From: Arthur Jones [mailto:arthur.jones@riverbed.com]
> >Sent: Thursday, December 16, 2010 2:14 PM
> >To: Allan, Bruce W
> >Cc: Ben Hutchings; Kirsher, Jeffrey T; netdev@vger.kernel.org
> >Subject: Re: [PATCH] e1000e: workaround missing power down mii control bit on
> >82571
> >
> >> > It's the reset in e1000_set_settings() which ignores that we had previously
> >> > powered off the Phy. I'll go through the rest of the code and fix up this
> >> > and any other occurrences of similar issues properly.
> >>
> >> Thanks for having a look!
> >>
> >> We do a read-modify-write there of
> >> the PHY control register. We take
> >> the rest of the bits as being good,
> >> but, for some reason we don't get the
> >> power down bit (always reads back
> >> zero). Is this a known 82571 issue?
> >> On 82574, e.g., we seem to get the
> >> power down bit back when we read...
> >
> >BTW: The 802.3 spec seems to indicate
> >that this bit _should_ be readable even
> >when the PHY is powered down (i.e. this
> >is a PHY bug)...
> >
> >Arthur
> >
> >>
> >> Are you sure you want to spread that
> >> 82571 specific logic all over the driver?
> >>
> >> Arthur
>
> No, not a PHY bug. One difference between 82571 and 82574 is during a
> hardware reset (which is done by the ethtool command in your example
> repro case), the reset on 82571 is a much more aggressive reset than on
> 82574 which causes the bit to be cleared automatically.
That's not what I saw. I saw the bit always
read back zero, even right after I set it.
Have you tried writing the power down bit and
reading it back?
Arthur
next prev parent reply other threads:[~2010-12-17 14:04 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2010-12-16 18:28 [PATCH] e1000e: workaround missing power down mii control bit on 82571 Arthur Jones
2010-12-16 18:56 ` Ben Hutchings
2010-12-16 19:04 ` Allan, Bruce W
2010-12-16 19:28 ` Allan, Bruce W
2010-12-16 20:04 ` Arthur Jones
2010-12-16 22:14 ` Arthur Jones
2010-12-17 1:46 ` Allan, Bruce W
2010-12-17 14:04 ` Arthur Jones [this message]
2010-12-17 15:53 ` Allan, Bruce W
2010-12-20 15:33 ` Arthur Jones
2010-12-22 20:25 ` Allan, Bruce W
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20101217140453.GS18990@ajones-laptop.nbttech.com \
--to=arthur.jones@riverbed.com \
--cc=bhutchings@solarflare.com \
--cc=bruce.w.allan@intel.com \
--cc=jeffrey.t.kirsher@intel.com \
--cc=netdev@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox