From mboxrd@z Thu Jan  1 00:00:00 1970
From: Andrew Lunn <andrew@lunn.ch>
Subject: Re: [PATCH net-next 3/5] net: phy: marvell10g: clean up interface
 mode switching
Date: Tue, 2 Jan 2018 17:09:37 +0100
Message-ID: <20180102160937.GI20986@lunn.ch>
References: <20171229124412.GA10595@n2100.armlinux.org.uk>
 <E1eUu3U-0002Xr-UX@rmk-PC.armlinux.org.uk>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Cc: Florian Fainelli <f.fainelli@gmail.com>, netdev@vger.kernel.org
To: Russell King <rmk+kernel@armlinux.org.uk>
Return-path: <netdev-owner@vger.kernel.org>
Received: from vps0.lunn.ch ([185.16.172.187]:50663 "EHLO vps0.lunn.ch"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1750922AbeABQJj (ORCPT <rfc822;netdev@vger.kernel.org>);
        Tue, 2 Jan 2018 11:09:39 -0500
Content-Disposition: inline
In-Reply-To: <E1eUu3U-0002Xr-UX@rmk-PC.armlinux.org.uk>
Sender: netdev-owner@vger.kernel.org
List-ID: <netdev.vger.kernel.org>

On Fri, Dec 29, 2017 at 12:46:32PM +0000, Russell King wrote:
> Centralise the PHY interface mode switching, rather than having it in
> two places.
> 
> Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>

Reviewed-by: Andrew Lunn <andrew@lunn.ch>

    Andrew