From: Quentin Schulz <quentin.schulz@bootlin.com>
To: alexandre.belloni@bootlin.com, ralf@linux-mips.org,
paul.burton@mips.com, jhogan@kernel.org, robh+dt@kernel.org,
mark.rutland@arm.com, davem@davemloft.net
Cc: kishon@ti.com, andrew@lunn.ch, f.fainelli@gmail.com,
linux-mips@linux-mips.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, netdev@vger.kernel.org,
allan.nielsen@microsemi.com, thomas.petazzoni@bootlin.com
Subject: Re: [PATCH 00/10] mscc: ocelot: add support for SerDes muxing configuration
Date: Mon, 30 Jul 2018 15:01:10 +0200 [thread overview]
Message-ID: <20180730130110.eyyegxxkxbpzx3fz@qschulz> (raw)
In-Reply-To: <cover.aa759035f6eefdd0bb2a5ae335dab5bd5399bd46.1532954208.git-series.quentin.schulz@bootlin.com>
[-- Attachment #1: Type: text/plain, Size: 3558 bytes --]
Hi again,
On Mon, Jul 30, 2018 at 02:43:45PM +0200, Quentin Schulz wrote:
> The Ocelot switch has currently a hardcoded SerDes muxing that suits only
> a particular use case. Any other board setup will fail to work.
>
> To prepare for upcoming boards' support that do not have the same muxing,
> create a PHY driver that will handle all possible cases.
>
> A SerDes can work in SGMII, QSGMII or PCIe and is also muxed to use a
> given port depending on the selected mode or board design.
>
> The SerDes configuration is in the middle of an address space (HSIO) that
> is used to configure some parts in the MAC controller driver, that is why
> we need to use a syscon so that we can write to the same address space from
> different drivers safely using regmap.
>
> Patches from generic PHY and net should be safe to be merged separately.
>
> I suggest patches 1 to 5 and 10 go through net while the others (6 to 9)
> go through the generic PHY subsystem.
>
Actually more like the following:
1 and 8 through MIPS tree, 2 to 5 and 10 through net, 6, 7 and 9 through
PHY.
Quentin
> Thanks,
> Quentin
>
> Quentin Schulz (10):
> MIPS: mscc: ocelot: make HSIO registers address range a syscon
> dt-bindings: net: ocelot: remove hsio from the list of register address spaces
> net: mscc: ocelot: get HSIO regmap from syscon
> net: mscc: ocelot: move the HSIO header to include/soc
> net: mscc: ocelot: simplify register access for PLL5 configuration
> phy: add QSGMII and PCIE modes
> dt-bindings: phy: add DT binding for Microsemi Ocelot SerDes muxing
> MIPS: mscc: ocelot: add SerDes mux DT node
> phy: add driver for Microsemi Ocelot SerDes muxing
> net: mscc: ocelot: make use of SerDes PHYs for handling their configuration
>
> Documentation/devicetree/bindings/mips/mscc.txt | 16 +-
> Documentation/devicetree/bindings/net/mscc-ocelot.txt | 9 +-
> Documentation/devicetree/bindings/phy/phy-ocelot-serdes.txt | 42 +-
> arch/mips/boot/dts/mscc/ocelot.dtsi | 19 +-
> drivers/net/ethernet/mscc/Kconfig | 2 +-
> drivers/net/ethernet/mscc/ocelot.c | 16 +-
> drivers/net/ethernet/mscc/ocelot.h | 79 +-
> drivers/net/ethernet/mscc/ocelot_board.c | 54 +-
> drivers/net/ethernet/mscc/ocelot_hsio.h | 785 +------
> drivers/net/ethernet/mscc/ocelot_regs.c | 93 +-
> drivers/phy/Kconfig | 1 +-
> drivers/phy/Makefile | 1 +-
> drivers/phy/mscc/Kconfig | 11 +-
> drivers/phy/mscc/Makefile | 5 +-
> drivers/phy/mscc/phy-ocelot-serdes.c | 314 +++-
> include/linux/phy/phy.h | 2 +-
> include/soc/mscc/ocelot_hsio.h | 859 +++++++-
> 17 files changed, 1343 insertions(+), 965 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/phy/phy-ocelot-serdes.txt
> delete mode 100644 drivers/net/ethernet/mscc/ocelot_hsio.h
> create mode 100644 drivers/phy/mscc/Kconfig
> create mode 100644 drivers/phy/mscc/Makefile
> create mode 100644 drivers/phy/mscc/phy-ocelot-serdes.c
> create mode 100644 include/soc/mscc/ocelot_hsio.h
>
> base-commit: d6e74c71c4de5222f147b64bf747e8a3c523c690
> --
> git-series 0.9.1
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2018-07-30 13:01 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-30 12:43 [PATCH 00/10] mscc: ocelot: add support for SerDes muxing configuration Quentin Schulz
2018-07-30 12:43 ` [PATCH net-next 01/10] MIPS: mscc: ocelot: make HSIO registers address range a syscon Quentin Schulz
2018-07-31 7:51 ` Alexandre Belloni
2018-07-30 12:43 ` [PATCH net-next 02/10] dt-bindings: net: ocelot: remove hsio from the list of register address spaces Quentin Schulz
2018-07-31 7:52 ` Alexandre Belloni
2018-08-13 22:31 ` Rob Herring
2018-08-14 6:49 ` Quentin Schulz
2018-08-14 12:41 ` Alexandre Belloni
2018-08-16 14:25 ` Quentin Schulz
2018-08-27 20:57 ` Alexandre Belloni
2018-07-30 12:43 ` [PATCH net-next 03/10] net: mscc: ocelot: get HSIO regmap from syscon Quentin Schulz
2018-07-31 7:53 ` Alexandre Belloni
2018-07-30 12:43 ` [PATCH net-next 04/10] net: mscc: ocelot: move the HSIO header to include/soc Quentin Schulz
2018-07-31 8:02 ` Alexandre Belloni
2018-07-30 12:43 ` [PATCH net-next 05/10] net: mscc: ocelot: simplify register access for PLL5 configuration Quentin Schulz
2018-07-31 8:02 ` Alexandre Belloni
2018-07-30 12:43 ` [PATCH 06/10] phy: add QSGMII and PCIE modes Quentin Schulz
2018-07-30 12:43 ` [PATCH 07/10] dt-bindings: phy: add DT binding for Microsemi Ocelot SerDes muxing Quentin Schulz
2018-07-30 13:34 ` Andrew Lunn
2018-08-01 8:24 ` Quentin Schulz
2018-08-01 14:31 ` Andrew Lunn
2018-08-06 12:47 ` Quentin Schulz
2018-07-30 13:38 ` Andrew Lunn
2018-07-30 21:39 ` Florian Fainelli
2018-08-01 8:15 ` Quentin Schulz
2018-08-13 22:37 ` Rob Herring
2018-08-14 12:45 ` Alexandre Belloni
2018-07-30 12:43 ` [PATCH 08/10] MIPS: mscc: ocelot: add SerDes mux DT node Quentin Schulz
2018-07-30 12:43 ` [PATCH 09/10] phy: add driver for Microsemi Ocelot SerDes muxing Quentin Schulz
2018-07-30 12:43 ` [PATCH net-next 10/10] net: mscc: ocelot: make use of SerDes PHYs for handling their configuration Quentin Schulz
2018-07-30 13:50 ` Andrew Lunn
2018-08-01 7:51 ` Quentin Schulz
2018-07-30 13:01 ` Quentin Schulz [this message]
2018-07-30 13:24 ` [PATCH 00/10] mscc: ocelot: add support for SerDes muxing configuration Andrew Lunn
2018-08-01 7:54 ` Quentin Schulz
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180730130110.eyyegxxkxbpzx3fz@qschulz \
--to=quentin.schulz@bootlin.com \
--cc=alexandre.belloni@bootlin.com \
--cc=allan.nielsen@microsemi.com \
--cc=andrew@lunn.ch \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=f.fainelli@gmail.com \
--cc=jhogan@kernel.org \
--cc=kishon@ti.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=mark.rutland@arm.com \
--cc=netdev@vger.kernel.org \
--cc=paul.burton@mips.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox