From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.0 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7DAF5C04AB5 for ; Thu, 6 Jun 2019 21:21:27 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 4E47E208C0 for ; Thu, 6 Jun 2019 21:21:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728215AbfFFVV0 (ORCPT ); Thu, 6 Jun 2019 17:21:26 -0400 Received: from shards.monkeyblade.net ([23.128.96.9]:58030 "EHLO shards.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726531AbfFFVVZ (ORCPT ); Thu, 6 Jun 2019 17:21:25 -0400 Received: from localhost (unknown [IPv6:2601:601:9f80:35cd::3d5]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (Client did not present a certificate) (Authenticated sender: davem-davemloft) by shards.monkeyblade.net (Postfix) with ESMTPSA id 2589214E05BFA; Thu, 6 Jun 2019 14:21:25 -0700 (PDT) Date: Thu, 06 Jun 2019 14:21:24 -0700 (PDT) Message-Id: <20190606.142124.1682105557457061692.davem@davemloft.net> To: dinguyen@kernel.org Cc: netdev@vger.kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, dalon.westergreen@intel.com Subject: Re: [PATCH 1/2] dt-bindings: socfpga-dwmac: add "altr,socfpga-stmmac-a10-s10" binding From: David Miller In-Reply-To: <20190605150551.12791-1-dinguyen@kernel.org> References: <20190605150551.12791-1-dinguyen@kernel.org> X-Mailer: Mew version 6.8 on Emacs 26.1 Mime-Version: 1.0 Content-Type: Text/Plain; charset=us-ascii Content-Transfer-Encoding: 7bit X-Greylist: Sender succeeded SMTP AUTH, not delayed by milter-greylist-4.5.12 (shards.monkeyblade.net [149.20.54.216]); Thu, 06 Jun 2019 14:21:25 -0700 (PDT) Sender: netdev-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org From: Dinh Nguyen Date: Wed, 5 Jun 2019 10:05:50 -0500 > Add the "altr,socfpga-stmmac-a10-s10" binding for Arria10/Agilex/Stratix10 > implementation of the stmmac ethernet controller. > > On the Arria10, Agilex, and Stratix10 SoCs, there are a few differences from > the Cyclone5 and Arria5: > - The emac PHY setup bits are in separate registers. > - The PTP reference clock select mask is different. > - The register to enable the emac signal from FPGA is different. > > Because of these differences, the dwmac-socfpga glue logic driver will > use this new binding to set the appropriate bits for PHY, PTP reference > clock, and signal from FPGA. > > Signed-off-by: Dinh Nguyen Applied to net-next.