From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-0.5 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 31BCCC433E1 for ; Wed, 13 May 2020 19:31:06 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D751A206E5 for ; Wed, 13 May 2020 19:31:06 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=lunn.ch header.i=@lunn.ch header.b="jB1qOzU+" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390696AbgEMTbD (ORCPT ); Wed, 13 May 2020 15:31:03 -0400 Received: from vps0.lunn.ch ([185.16.172.187]:58762 "EHLO vps0.lunn.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389392AbgEMTbC (ORCPT ); Wed, 13 May 2020 15:31:02 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=1du+c2CL7V/+7gcDWkwxD8HxF7gSpeGkfz5LZanDME0=; b=jB1qOzU+gJuXzzEQhOGrz8uEkB CD5wu2KTAKS46BqqJ84NOIstxKAUAZeU+7ATvZaVgkXGfhKP1kA9PXgiGoVeFB58IQIDLag5xrOjj AwiKBpaCiT5H1C7667Y63qfsGOo5O0iB9H62QZ5Smpuy8fSUd6vB7k8cbDrhu+nHSq0U=; Received: from andrew by vps0.lunn.ch with local (Exim 4.93) (envelope-from ) id 1jYx5k-002CLm-2E; Wed, 13 May 2020 21:30:56 +0200 Date: Wed, 13 May 2020 21:30:56 +0200 From: Andrew Lunn To: Oleksij Rempel Cc: Mark Rutland , Marek Vasut , Florian Fainelli , devicetree@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring , Pengutronix Kernel Team , David Jander , "David S. Miller" , Heiner Kallweit Subject: Re: [PATCH net-next v1] net: phy: tja11xx: add cable-test support Message-ID: <20200513193056.GN499265@lunn.ch> References: <20200513123440.19580-1-o.rempel@pengutronix.de> <20200513133925.GD499265@lunn.ch> <20200513174011.kl6l767cimeo6dpy@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200513174011.kl6l767cimeo6dpy@pengutronix.de> Sender: netdev-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org > > Do these registers all conform to the standard? Can we pull this code > > out into a library which all standards conformant PHY drivers can use? > > According to opensig, this functionality should be present on all new T1 PHYs. > But the register/bit layout is no specified as standard. At least I was not able > to find it. I assume, current layout is TJA11xx specific. O.K. then: Reviewed-by: Andrew Lunn Andrew