From: Tariq Toukan <tariqt@nvidia.com>
To: "David S. Miller" <davem@davemloft.net>,
Jakub Kicinski <kuba@kernel.org>, Paolo Abeni <pabeni@redhat.com>,
Eric Dumazet <edumazet@google.com>
Cc: <netdev@vger.kernel.org>, Saeed Mahameed <saeedm@nvidia.com>,
Gal Pressman <gal@nvidia.com>,
Leon Romanovsky <leonro@nvidia.com>,
Tariq Toukan <tariqt@nvidia.com>
Subject: [PATCH net-next V2 00/10] mlx5 misc patches 2023-07-08
Date: Mon, 8 Jul 2024 11:00:15 +0300 [thread overview]
Message-ID: <20240708080025.1593555-1-tariqt@nvidia.com> (raw)
Hi,
This patchset contains features and small enhancements from the team to
the mlx5 core and Eth drivers.
In patches 1-4, Dan completes the max_num_eqs logic of the SF.
Patches 5-7 by Rahul and Carolina add PTM (Precision Time Measurement)
support to driver. PTM is a PCI extended capability introduced by
PCI-SIG for providing an accurate read of the device clock offset
without being impacted by asymmetric bus transfer rates.
Patches 8-10 are misc fixes and cleanups.
Series generated against:
commit 390b14b5e9f6 ("dt-bindings: net: Define properties at top-level")
Regards,
Tariq
V2:
- Fixed compilation issue on !X86 archs.
Carolina Jubran (1):
net/mlx5: Add support for enabling PTM PCI capability
Cosmin Ratiu (1):
net/mlx5e: CT: Initialize err to 0 to avoid warning
Daniel Jurgens (4):
net/mlx5: IFC updates for SF max IO EQs
net/mlx5: Set sf_eq_usage for SF max EQs
net/mlx5: Set default max eqs for SFs
net/mlx5: Use set number of max EQs
Dragos Tatulea (1):
net/mlx5e: SHAMPO, Add missing aggregate counter
Rahul Rameshbabu (2):
net/mlx5: Add support for MTPTM and MTCTR registers
net/mlx5: Implement PTM cross timestamping support
Yevgeny Kliteynik (1):
net/mlx5: DR, Remove definer functions from SW Steering API
.../ethernet/mellanox/mlx5/core/en/tc_ct.c | 2 +-
.../ethernet/mellanox/mlx5/core/en_stats.c | 2 +
drivers/net/ethernet/mellanox/mlx5/core/eq.c | 7 +-
.../net/ethernet/mellanox/mlx5/core/eswitch.h | 3 +
.../mellanox/mlx5/core/eswitch_offloads.c | 15 +++-
drivers/net/ethernet/mellanox/mlx5/core/fw.c | 1 +
.../ethernet/mellanox/mlx5/core/lib/clock.c | 88 +++++++++++++++++++
.../net/ethernet/mellanox/mlx5/core/main.c | 6 ++
.../net/ethernet/mellanox/mlx5/core/pci_irq.c | 12 +--
.../ethernet/mellanox/mlx5/core/sf/devlink.c | 12 +++
.../mellanox/mlx5/core/steering/dr_types.h | 5 ++
.../mellanox/mlx5/core/steering/mlx5dr.h | 5 --
include/linux/mlx5/device.h | 7 +-
include/linux/mlx5/driver.h | 2 +
include/linux/mlx5/mlx5_ifc.h | 47 +++++++++-
15 files changed, 195 insertions(+), 19 deletions(-)
--
2.44.0
next reply other threads:[~2024-07-08 8:01 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-08 8:00 Tariq Toukan [this message]
2024-07-08 8:00 ` [PATCH net-next V2 01/10] net/mlx5: IFC updates for SF max IO EQs Tariq Toukan
2024-07-10 1:54 ` Jakub Kicinski
2024-07-10 13:08 ` Dan Jurgens
2024-07-11 0:44 ` Jakub Kicinski
2024-07-08 8:00 ` [PATCH net-next V2 02/10] net/mlx5: Set sf_eq_usage for SF max EQs Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 03/10] net/mlx5: Set default max eqs for SFs Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 04/10] net/mlx5: Use set number of max EQs Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 05/10] net/mlx5: Add support for MTPTM and MTCTR registers Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 06/10] net/mlx5: Add support for enabling PTM PCI capability Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 07/10] net/mlx5: Implement PTM cross timestamping support Tariq Toukan
2024-07-10 1:58 ` Jakub Kicinski
2024-07-08 8:00 ` [PATCH net-next V2 08/10] net/mlx5: DR, Remove definer functions from SW Steering API Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 09/10] net/mlx5e: SHAMPO, Add missing aggregate counter Tariq Toukan
2024-07-08 8:00 ` [PATCH net-next V2 10/10] net/mlx5e: CT: Initialize err to 0 to avoid warning Tariq Toukan
2024-07-08 10:58 ` [PATCH net-next V2 00/10] mlx5 misc patches 2023-07-08 Simon Horman
2024-07-08 12:17 ` Tariq Toukan
2024-07-10 2:10 ` patchwork-bot+netdevbpf
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240708080025.1593555-1-tariqt@nvidia.com \
--to=tariqt@nvidia.com \
--cc=davem@davemloft.net \
--cc=edumazet@google.com \
--cc=gal@nvidia.com \
--cc=kuba@kernel.org \
--cc=leonro@nvidia.com \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=saeedm@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).