From: Bjorn Helgaas <helgaas@kernel.org>
To: Wei Huang <wei.huang2@amd.com>
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-doc@vger.kernel.org, netdev@vger.kernel.org,
Jonathan.Cameron@huawei.com, corbet@lwn.net, davem@davemloft.net,
edumazet@google.com, kuba@kernel.org, pabeni@redhat.com,
alex.williamson@redhat.com, gospo@broadcom.com,
michael.chan@broadcom.com, ajit.khaparde@broadcom.com,
somnath.kotur@broadcom.com, andrew.gospodarek@broadcom.com,
manoj.panicker2@amd.com, Eric.VanTassell@amd.com,
vadim.fedorenko@linux.dev, horms@kernel.org,
bagasdotme@gmail.com, bhelgaas@google.com
Subject: Re: [PATCH V3 05/10] PCI/TPH: Introduce API to check interrupt vector mode support
Date: Tue, 23 Jul 2024 17:28:21 -0500 [thread overview]
Message-ID: <20240723222821.GA779373@bhelgaas> (raw)
In-Reply-To: <20240717205511.2541693-6-wei.huang2@amd.com>
On Wed, Jul 17, 2024 at 03:55:06PM -0500, Wei Huang wrote:
> Add an API function to allow endpoint device drivers to check
> if the interrupt vector mode is allowed. If allowed, drivers
> can proceed with updating ST tags.
Wrap commit log to fill 75 columns
Wrap code/comments to fit in 80.
Here and below, capitalize technical terms defined in spec ("Interrupt
Vector Mode", "Steering Tag").
> Co-developed-by: Eric Van Tassell <Eric.VanTassell@amd.com>
> Signed-off-by: Eric Van Tassell <Eric.VanTassell@amd.com>
> Signed-off-by: Wei Huang <wei.huang2@amd.com>
> Reviewed-by: Ajit Khaparde <ajit.khaparde@broadcom.com>
> Reviewed-by: Somnath Kotur <somnath.kotur@broadcom.com>
> Reviewed-by: Andy Gospodarek <andrew.gospodarek@broadcom.com>
> ---
> drivers/pci/pcie/tph.c | 29 +++++++++++++++++++++++++++++
> include/linux/pci-tph.h | 3 +++
> 2 files changed, 32 insertions(+)
>
> diff --git a/drivers/pci/pcie/tph.c b/drivers/pci/pcie/tph.c
> index fb8e2f920712..7183370b0977 100644
> --- a/drivers/pci/pcie/tph.c
> +++ b/drivers/pci/pcie/tph.c
> @@ -39,6 +39,17 @@ static void set_ctrl_reg_req_en(struct pci_dev *pdev, u8 req_type)
> pci_write_config_dword(pdev, pdev->tph_cap + PCI_TPH_CTRL, reg_val);
> }
>
> +static bool int_vec_mode_supported(struct pci_dev *pdev)
> +{
> + u32 reg_val;
> + u8 mode;
> +
> + pci_read_config_dword(pdev, pdev->tph_cap + PCI_TPH_CAP, ®_val);
> + mode = FIELD_GET(PCI_TPH_CAP_INT_VEC, reg_val);
> +
> + return !!mode;
> +}
> +
> void pcie_tph_set_nostmode(struct pci_dev *pdev)
> {
> if (!pdev->tph_cap)
> @@ -60,3 +71,21 @@ void pcie_tph_init(struct pci_dev *pdev)
> {
> pdev->tph_cap = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_TPH);
> }
> +
> +/**
> + * pcie_tph_intr_vec_supported() - Check if interrupt vector mode supported for dev
> + * @pdev: pci device
> + *
> + * Return:
> + * true : intr vector mode supported
> + * false: intr vector mode not supported
> + */
> +bool pcie_tph_intr_vec_supported(struct pci_dev *pdev)
> +{
> + if (!pdev->tph_cap || pci_tph_disabled() || !pdev->msix_enabled ||
> + !int_vec_mode_supported(pdev))
> + return false;
IMO the int_vec_mode_supported() helper is overkill and could be
inlined here. The other booleans can be checked first.
> +
> + return true;
> +}
> +EXPORT_SYMBOL(pcie_tph_intr_vec_supported);
> diff --git a/include/linux/pci-tph.h b/include/linux/pci-tph.h
> index 8fce3969277c..854677651d81 100644
> --- a/include/linux/pci-tph.h
> +++ b/include/linux/pci-tph.h
> @@ -12,9 +12,12 @@
> #ifdef CONFIG_PCIE_TPH
> void pcie_tph_disable(struct pci_dev *dev);
> void pcie_tph_set_nostmode(struct pci_dev *dev);
> +bool pcie_tph_intr_vec_supported(struct pci_dev *dev);
> #else
> static inline void pcie_tph_disable(struct pci_dev *dev) {}
> static inline void pcie_tph_set_nostmode(struct pci_dev *dev) {}
> +static inline bool pcie_tph_intr_vec_supported(struct pci_dev *dev)
> +{ return false; }
> #endif
>
> #endif /* LINUX_PCI_TPH_H */
> --
> 2.45.1
>
next prev parent reply other threads:[~2024-07-23 22:28 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-17 20:55 [PATCH V3 00/10] PCIe TPH and cache direct injection support Wei Huang
2024-07-17 20:55 ` [PATCH V3 01/10] PCI: Introduce PCIe TPH support framework Wei Huang
2024-07-17 20:55 ` [PATCH V3 02/10] PCI: Add TPH related register definition Wei Huang
2024-07-23 22:33 ` Bjorn Helgaas
2024-07-17 20:55 ` [PATCH V3 03/10] PCI/TPH: Add pci=notph to prevent use of TPH Wei Huang
2024-07-23 22:41 ` Bjorn Helgaas
2024-07-24 20:05 ` Wei Huang
2024-07-25 21:29 ` Bjorn Helgaas
2024-07-29 14:56 ` Wei Huang
2024-07-24 14:45 ` Alejandro Lucero Palau
2024-07-24 15:36 ` Bjorn Helgaas
2024-07-24 20:08 ` Wei Huang
2024-07-17 20:55 ` [PATCH V3 04/10] PCI/TPH: Add pci=nostmode to force No ST Mode Wei Huang
2024-07-23 22:44 ` Bjorn Helgaas
2024-08-02 4:29 ` Wei Huang
2024-08-02 17:05 ` Bjorn Helgaas
2024-07-17 20:55 ` [PATCH V3 05/10] PCI/TPH: Introduce API to check interrupt vector mode support Wei Huang
2024-07-23 22:28 ` Bjorn Helgaas [this message]
2024-07-17 20:55 ` [PATCH V3 06/10] PCI/TPH: Introduce API to retrieve TPH steering tags from ACPI Wei Huang
2024-07-23 22:22 ` Bjorn Helgaas
2024-08-02 4:58 ` Wei Huang
2024-08-02 16:58 ` Bjorn Helgaas
2024-07-17 20:55 ` [PATCH V3 07/10] PCI/TPH: Introduce API to update TPH steering tags in PCIe devices Wei Huang
2024-07-23 23:15 ` Bjorn Helgaas
2024-07-17 20:55 ` [PATCH V3 08/10] PCI/TPH: Add TPH documentation Wei Huang
2024-07-23 21:50 ` Bjorn Helgaas
2024-07-17 20:55 ` [PATCH V3 09/10] bnxt_en: Add TPH support in BNXT driver Wei Huang
2024-07-23 16:48 ` Bjorn Helgaas
2024-08-02 5:44 ` Wei Huang
2024-08-02 17:00 ` Bjorn Helgaas
2024-07-17 20:55 ` [PATCH V3 10/10] bnxt_en: Pass NQ ID to the FW when allocating RX/RX AGG rings Wei Huang
2024-07-20 8:08 ` [PATCH V3 00/10] PCIe TPH and cache direct injection support Lukas Wunner
2024-07-22 14:44 ` Wei Huang
2024-07-22 14:58 ` Lukas Wunner
2024-07-20 19:25 ` David Wei
2024-07-22 15:38 ` Wei Huang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240723222821.GA779373@bhelgaas \
--to=helgaas@kernel.org \
--cc=Eric.VanTassell@amd.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=ajit.khaparde@broadcom.com \
--cc=alex.williamson@redhat.com \
--cc=andrew.gospodarek@broadcom.com \
--cc=bagasdotme@gmail.com \
--cc=bhelgaas@google.com \
--cc=corbet@lwn.net \
--cc=davem@davemloft.net \
--cc=edumazet@google.com \
--cc=gospo@broadcom.com \
--cc=horms@kernel.org \
--cc=kuba@kernel.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=manoj.panicker2@amd.com \
--cc=michael.chan@broadcom.com \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=somnath.kotur@broadcom.com \
--cc=vadim.fedorenko@linux.dev \
--cc=wei.huang2@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).