From: Simon Horman <horms@kernel.org>
To: Przemek Kitszel <przemyslaw.kitszel@intel.com>
Cc: Grzegorz Nitka <grzegorz.nitka@intel.com>,
netdev@vger.kernel.org, anthony.l.nguyen@intel.com,
intel-wired-lan@lists.osuosl.org
Subject: Re: [PATCH v3 iwl-net 0/4] Fix E825 initialization
Date: Sat, 2 Nov 2024 15:12:36 +0000 [thread overview]
Message-ID: <20241102151236.GQ1838431@kernel.org> (raw)
In-Reply-To: <b6abb7f2-22a3-4e93-a201-292e2b5f907b@intel.com>
On Tue, Oct 29, 2024 at 09:33:32AM +0100, Przemek Kitszel wrote:
> On 10/28/24 21:45, Grzegorz Nitka wrote:
> > E825 products have incorrect initialization procedure, which may lead to
> > initialization failures and register values.
> >
> > Fix E825 products initialization by adding correct sync delay, checking
> > the PHY revision only for current PHY and adding proper destination
> > device when reading port/quad.
> >
> > In addition, E825 uses PF ID for indexing per PF registers and as
> > a primary PHY lane number, which is incorrect.
> >
> > Karol Kolacinski (4):
> > ice: Fix E825 initialization
> > ice: Fix quad registers read on E825
> > ice: Fix ETH56G FC-FEC Rx offset value
> > ice: Add correct PHY lane assignment
>
> Grzegorz, thank you for picking this series up!
> It is legally required that you sign-off too, but please wait for other
> feedback instead of rushing with re-send ;)
Likewise, thanks Grzegorz.
FWIIW, I've provided some feedback on patch 2/4.
And the rest of the series looks good to me.
prev parent reply other threads:[~2024-11-02 15:12 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-28 20:45 [PATCH v3 iwl-net 0/4] Fix E825 initialization Grzegorz Nitka
2024-10-28 20:45 ` [PATCH v3 iwl-net 1/4] ice: " Grzegorz Nitka
2024-10-28 20:45 ` [PATCH v3 iwl-net 2/4] ice: Fix quad registers read on E825 Grzegorz Nitka
2024-11-02 15:10 ` Simon Horman
2024-11-04 14:56 ` Nitka, Grzegorz
2024-10-28 20:45 ` [PATCH v3 iwl-net 3/4] ice: Fix ETH56G FC-FEC Rx offset value Grzegorz Nitka
2024-10-28 20:45 ` [PATCH v3 iwl-net 4/4] ice: Add correct PHY lane assignment Grzegorz Nitka
2024-10-29 8:33 ` [PATCH v3 iwl-net 0/4] Fix E825 initialization Przemek Kitszel
2024-11-02 15:12 ` Simon Horman [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241102151236.GQ1838431@kernel.org \
--to=horms@kernel.org \
--cc=anthony.l.nguyen@intel.com \
--cc=grzegorz.nitka@intel.com \
--cc=intel-wired-lan@lists.osuosl.org \
--cc=netdev@vger.kernel.org \
--cc=przemyslaw.kitszel@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).