From: Simon Horman <horms@kernel.org>
To: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>
Cc: intel-wired-lan@lists.osuosl.org, netdev@vger.kernel.org,
Karol Kolacinski <karol.kolacinski@intel.com>,
Milena Olech <milena.olech@intel.com>
Subject: Re: [PATCH iwl-next v5 2/3] ice: change SMA pins to SDP in PTP API
Date: Mon, 19 May 2025 10:07:06 +0100 [thread overview]
Message-ID: <20250519090706.GC365796@horms.kernel.org> (raw)
In-Reply-To: <20250422160149.1131069-3-arkadiusz.kubalewski@intel.com>
On Tue, Apr 22, 2025 at 06:01:48PM +0200, Arkadiusz Kubalewski wrote:
> From: Karol Kolacinski <karol.kolacinski@intel.com>
>
> This change aligns E810 PTP pin control to all other products.
>
> Currently, SMA/U.FL port expanders are controlled together with SDP pins
> connected to 1588 clock. To align this, separate this control by
> exposing only SDP20..23 pins in PTP API on adapters with DPLL.
>
> Clear error for all E810 on absent NVM pin section or other errors to
> allow proper initialization on SMA E810 with NVM section.
>
> Use ARRAY_SIZE for pin array instead of internal definition.
>
> Reviewed-by: Milena Olech <milena.olech@intel.com>
> Signed-off-by: Karol Kolacinski <karol.kolacinski@intel.com>
> Signed-off-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>
Reviewed-by: Simon Horman <horms@kernel.org>
next prev parent reply other threads:[~2025-05-19 9:07 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-22 16:01 [PATCH iwl-next v5 0/3] ice: decouple control of SMA/U.FL/SDP pins Arkadiusz Kubalewski
2025-04-22 16:01 ` [PATCH iwl-next v5 1/3] ice: redesign dpll sma/u.fl pins control Arkadiusz Kubalewski
2025-05-16 7:22 ` [Intel-wired-lan] " Rinitha, SX
2025-05-19 9:06 ` Simon Horman
2025-04-22 16:01 ` [PATCH iwl-next v5 2/3] ice: change SMA pins to SDP in PTP API Arkadiusz Kubalewski
2025-04-22 17:03 ` [Intel-wired-lan] " Loktionov, Aleksandr
2025-05-16 7:22 ` Rinitha, SX
2025-05-19 9:07 ` Simon Horman [this message]
2025-04-22 16:01 ` [PATCH iwl-next v5 3/3] ice: add ice driver PTP pin documentation Arkadiusz Kubalewski
2025-05-16 7:22 ` [Intel-wired-lan] " Rinitha, SX
2025-05-19 9:07 ` Simon Horman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250519090706.GC365796@horms.kernel.org \
--to=horms@kernel.org \
--cc=arkadiusz.kubalewski@intel.com \
--cc=intel-wired-lan@lists.osuosl.org \
--cc=karol.kolacinski@intel.com \
--cc=milena.olech@intel.com \
--cc=netdev@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).