From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A07A8286D4E; Fri, 9 Jan 2026 05:49:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.148.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767937744; cv=none; b=EgGlLIfku5QF+7hsxV19glJ46WsMRUxKXn9N9vGAOpGwFYl8OyvjGQ80vQlAnhGhNCAJZIragUtIJ91V93w+bV4jh1T1szXNFbJOKtfXToFU7F6G8bgtogpt/4ChBjS1VLiErYUNMkFHmYTVAeumwyiA+NdDRM+LzyHuR1zJneA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1767937744; c=relaxed/simple; bh=gW8ws41Hect7kujPi2a3fzU3joawa2IIMLDidsBn7z0=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=omIijcQl1tkYxbMivShtjbpwJUpLIT8LiIKwy/9jwsqSFvvlizfncVD2KDTrW8nLlA5tYCkicp8Cm9gk+0FLzr9iLLNCnHpSeU+tDhW/TxGKy59ypnjFuA32SaxNdPiJYCu7yOsLe6h+tWNj+LFqDtl8oIupVNCOm/UKBV4SSVE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=WdoTnW8T; arc=none smtp.client-ip=67.231.148.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="WdoTnW8T" Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6092L2iV2938085; Thu, 8 Jan 2026 21:48:38 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=pfpt0220; bh=DjsCg+YNoyvY4MQqtjYCnJp wOIyRw0HYTOEacemmU6A=; b=WdoTnW8TAvliC8+rZcuW6n5fA126k4RWL6UyOeo MyjcxF6C7cVsNabHnqhq0qTV+jVh1Z6nCtOXg+c7FHhLssvKQLOufgK/j+XvOrZZ pa6OFm/kYmNtGMlrK6tyLs7N+LBDDNnUerKfGL2XyU8uZ0wVfDdnzVEIgRy+fGlE 8kjW44S4IBRNZAEQff8n8Of5tFSJ3ugcxOhuXGO4MlXrwSSNWF9weM3kwXlQ6TNV bnvW1Ic7ptTPMNpFgsLdJ28rI7Z9zcsaTjHjZ4pv5FtOUKExpPPFZwubRrtZaQXU Kddh3HPhXw34q/mp5xP2eyfhHIkBpj/0brsDJxDyj7pifBQ== Received: from dc6wp-exch02.marvell.com ([4.21.29.225]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 4bhwh2v0cf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 08 Jan 2026 21:48:37 -0800 (PST) Received: from DC6WP-EXCH02.marvell.com (10.76.176.209) by DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.25; Thu, 8 Jan 2026 21:48:36 -0800 Received: from maili.marvell.com (10.69.176.80) by DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server id 15.2.1544.25 via Frontend Transport; Thu, 8 Jan 2026 21:48:36 -0800 Received: from rkannoth-OptiPlex-7090.. (unknown [10.28.36.165]) by maili.marvell.com (Postfix) with ESMTP id E91E63F7060; Thu, 8 Jan 2026 21:48:33 -0800 (PST) From: Ratheesh Kannoth To: , CC: , , , , , , "Ratheesh Kannoth" Subject: [PATCH net-next v3 00/13] NPC HW block support for cn20k Date: Fri, 9 Jan 2026 11:18:15 +0530 Message-ID: <20260109054828.1822307-1-rkannoth@marvell.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-GUID: PIqFQRhw0qoTxmy_HXr0TUkpg7cJX8rK X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMTA5MDAzNyBTYWx0ZWRfX9YzhatZKh3Vj Hc09XeXubul7yGyYLN4Z+tEZ24/57OLFxiluGTaHkAB5LE+sIMsYJqAkJ5UNzgXJPsbVIPNP9ss NXNbGUTJJry6k69vsWYeDQmWyz+XiLCxU+guMYPfWwIQDrrYz46auWwfUSWRP9WwXHxqMcGyBo7 MF5AycaRcT9Nawx01OpW8DCD5NE3VhMTB19k1TtgsKRi6QZ23jv7SdQLJ2e+msTPvsUrtdo4Tq/ TZWXRCp8vee6SOydyokBHcJO3zQOqdZR+l24q5oRtwfgNgYTGNthrQ39/R2z95OWMmS6a8JF7Wo TG9elRjJJjkBOmIBcpo2a3clGUFw3aRySm1Ep/qvY3gpUez9yVUscdXxgUGW6uPNF9g555f7nUv mucU1u6nxZ9lYQEu+FxYjdn0dCv0dSbCNM6ruZmOKmLP7HJdwtp0lVeljnhnps8gCu0+/36Jq/g yw4kw3zWNgxl+xh3RSg== X-Authority-Analysis: v=2.4 cv=ROO+3oi+ c=1 sm=1 tr=0 ts=696096b5 cx=c_pps a=gIfcoYsirJbf48DBMSPrZA==:117 a=gIfcoYsirJbf48DBMSPrZA==:17 a=vUbySO9Y5rIA:10 a=VkNPw1HP01LnGYTKEx00:22 a=A1wDlwXRn1NGPBHeO_kA:9 X-Proofpoint-ORIG-GUID: PIqFQRhw0qoTxmy_HXr0TUkpg7cJX8rK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2026-01-09_01,2026-01-08_02,2025-10-01_01 This patchset adds comprehensive support for the CN20K NPC architecture. CN20K introduces significant changes in MCAM layout, parser design, KPM/KPU mapping, index management, virtual index handling, and dynamic rule installation. The patches update the AF, PF/VF, and common layers to correctly support these new capabilities while preserving compatibility with previous silicon variants. MCAM on CN20K differs from older designs: the hardware now contains two vertical banks of depth 8192, and thirty-two horizontal subbanks of depth 256. Each subbank can be configured as x2 or x4, enabling 256-bit or 512-bit key storage. Several allocation models are added to support this layout, including contiguous and non-contiguous allocation with or without reference ranges and priorities. Parser and extraction logic are also enhanced. CN20K introduces a new profile model where up to twenty-four extractors may be configured for each parsing profile. A new KPM profile scheme is added, grouping sixteen KPUs into eight KPM profiles, each formed by two KPUs. Support is added for default index allocation for CN20K-specific MCAM entry structures, virtual index allocation, improved defragmentation, and TC rule installation by allowing the AF driver to determine required x2/x4 rule width during flow install. Ratheesh Kannoth (7): octeontx2-af: npc: cn20k: Index management Add CN20K MCAM allocation support. Implements contiguous and non-contiguous allocation models with ref, limit, contig, priority, and count support. octeontx2-af: npc: cn20k: Allocate default MCAM indexes Allocate default MCAM entries dynamically in descending index order during NIX LF attach, reducing MCAM wastage octeontx2-af: npc: cn20k: Prepare for new SoC Introduce MCAM metadata structure so low-level functions no longer receive SoC-specific structures directly. octeontx2-af: npc: cn20k: virtual index support Add virtual MCAM index allocation and improve CN20K MCAM defragmentation handling. Track virtual indexes and restore statistics correctly. octeontx2-af: npc: cn20k: Allocate MCAM entry for flow installation Extend install_flow mailbox so AF can determine rule width and complete allocation and installation in a single exchange. octeontx2-af: npc: cn20k: add debugfs support Debugfs entries to show mcam layout and default mcam entry allocations Legacy debugfs entries are modified to show hardware priority on cn20k SoC. octeontx-af: npc: Use common structures Low level functions should use maximum mcam size array and modify cam0 and cam1. This is a cleanup patch. Subbaraya Sundeep (1): octeontx2-pf: cn20k: Add TC rules support Add full TC dynamic rule support for CN20K. Handle x2/x4 rule widths, dynamic allocation, and shifting restrictions when mixed rule sizes exist. Suman Ghosh (5): octeontx2-af: npc: cn20k: KPM profile changes Add support for CN20K KPM profiles. Sixteen KPUs are grouped into eight KPM configurations to improve resource usage octeontx2-af: npc: cn20k: Add default profile Update mkex profile for CN20K and mark unused objects with may_be_unused to silence compiler warnings. ocetontx2-af: npc: cn20k: MKEX profile support Add support for the new CN20K parser profile. Introduces the extractor-based model with up to twenty-four extractors per profile. octeontx2-af: npc: cn20k: Use common APIs Update common MCAM APIs for CN20K. Add new register handling, new access algorithms, and CN20K-specific index management. octeontx2-af: npc: cn20k: Add new mailboxes for CN20K silicon Add CN20K-specific MCAM mailbox messages for updated mcam_entry layout and avoid breaking backward compatibility. MAINTAINERS | 2 +- .../ethernet/marvell/octeontx2/af/Makefile | 2 +- .../marvell/octeontx2/af/cn20k/debugfs.c | 437 ++ .../marvell/octeontx2/af/cn20k/debugfs.h | 3 + .../ethernet/marvell/octeontx2/af/cn20k/npc.c | 4368 +++++++++++++++++ .../ethernet/marvell/octeontx2/af/cn20k/npc.h | 262 + .../ethernet/marvell/octeontx2/af/cn20k/reg.h | 58 + .../ethernet/marvell/octeontx2/af/common.h | 4 - .../net/ethernet/marvell/octeontx2/af/mbox.h | 173 +- .../net/ethernet/marvell/octeontx2/af/npc.h | 2 + .../marvell/octeontx2/af/npc_profile.h | 84 +- .../net/ethernet/marvell/octeontx2/af/rvu.c | 17 +- .../net/ethernet/marvell/octeontx2/af/rvu.h | 18 +- .../marvell/octeontx2/af/rvu_debugfs.c | 68 +- .../marvell/octeontx2/af/rvu_devlink.c | 81 +- .../ethernet/marvell/octeontx2/af/rvu_nix.c | 1 - .../ethernet/marvell/octeontx2/af/rvu_npc.c | 513 +- .../ethernet/marvell/octeontx2/af/rvu_npc.h | 21 + .../marvell/octeontx2/af/rvu_npc_fs.c | 664 ++- .../marvell/octeontx2/af/rvu_npc_fs.h | 14 +- .../marvell/octeontx2/af/rvu_npc_hash.c | 21 +- .../marvell/octeontx2/af/rvu_npc_hash.h | 2 +- .../ethernet/marvell/octeontx2/nic/cn20k.c | 265 + .../ethernet/marvell/octeontx2/nic/cn20k.h | 13 + .../marvell/octeontx2/nic/otx2_common.h | 35 + .../marvell/octeontx2/nic/otx2_flows.c | 263 +- .../ethernet/marvell/octeontx2/nic/otx2_tc.c | 77 +- 27 files changed, 7086 insertions(+), 382 deletions(-) create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/cn20k/npc.c create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/cn20k/npc.h create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.h -- ChangeLog: v1 -> v2: Addressed comments v2 -> v3: Resolved build errors, addressed comments 2.43.0