From: Damien Dejean <dam.dejean@gmail.com>
To: andrew@lunn.ch, krzk+dt@kernel.org, robh@kernel.org
Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, edumazet@google.com,
davem@davemloft.net, kuba@kernel.org, pabeni@redhat.com,
hkallweit1@gmail.com, Damien Dejean <dam.dejean@gmail.com>
Subject: [PATCH v3 1/4] dt-bindings: net: ethernet-phy: add property enet-phy-lane-order
Date: Sun, 25 Jan 2026 21:02:56 +0100 [thread overview]
Message-ID: <20260125200259.2903271-1-dam.dejean@gmail.com> (raw)
Add property enet-phy-lane-order to the device tree bindings to define
the lane order of the PHY. To simplify PCB design some manufacturers
allow to wire the pairs in a reverse order, and change the order in
software.
The property can be set to 0 to force the normal lane order (ABCD), or 1
to force the reverse lane order (DCBA).
Signed-off-by: Damien Dejean <dam.dejean@gmail.com>
---
Documentation/devicetree/bindings/net/ethernet-phy.yaml | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/devicetree/bindings/net/ethernet-phy.yaml b/Documentation/devicetree/bindings/net/ethernet-phy.yaml
index bb4c49fc5fd8..b8cd5d2b9f76 100644
--- a/Documentation/devicetree/bindings/net/ethernet-phy.yaml
+++ b/Documentation/devicetree/bindings/net/ethernet-phy.yaml
@@ -126,6 +126,12 @@ properties:
e.g. wrong bootstrap configuration caused by issues in PCB
layout design.
+ enet-phy-lane-order:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ enum: [0, 1]
+ description:
+ For normal (0) or reverse (1) order of the pairs (ABCD -> DCBA).
+
eee-broken-100tx:
$ref: /schemas/types.yaml#/definitions/flag
description:
base-commit: 983d014aafb14ee5e4915465bf8948e8f3a723b5
--
2.47.3
next reply other threads:[~2026-01-25 20:03 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-25 20:02 Damien Dejean [this message]
2026-01-25 20:02 ` [PATCH v3 2/4] net: phy: realtek: add RTL8224 pair order support Damien Dejean
2026-01-25 20:02 ` [PATCH v3 3/4] dt-bindings: net: ethernet-phy: add property enet-phy-lane-polarity Damien Dejean
2026-01-25 20:02 ` [PATCH v3 4/4] net: phy: realtek: add RTL8224 polarity support Damien Dejean
2026-01-29 3:02 ` [PATCH v3 1/4] dt-bindings: net: ethernet-phy: add property enet-phy-lane-order Jakub Kicinski
2026-01-29 10:17 ` Damien Dejean
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260125200259.2903271-1-dam.dejean@gmail.com \
--to=dam.dejean@gmail.com \
--cc=andrew@lunn.ch \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=edumazet@google.com \
--cc=hkallweit1@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=kuba@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox