From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-oa1-f97.google.com (mail-oa1-f97.google.com [209.85.160.97]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7ECD43FE665 for ; Mon, 4 May 2026 23:59:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.97 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777939157; cv=none; b=ZIi7UXFaFKgQou4tvlBGrfZftJJOL1xuoo2aWCyEc/Nh7rmihz+AZyVovJUL+sMHfMHOiyd4SXhcsN+raj8zpZB1x5fVxz3eU8I7SUroGz8GaQn4E/ou7w2e+pyW43BiGobmsPZLZgXxrEnuosB3iWf7xeiWBFXa4hVZEyrUqy0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777939157; c=relaxed/simple; bh=3YUpCMIXg+11UDi/QURkMKp5zmRMaoFYducGF8em0i4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OIhPKbWaiJX5ikwmi/QLNzqPAUDZZ/bnZup8vBOmvh9vF2uLHMzJkGTv+MSLkj9trf0QIlsBxFUVAjIkSVyyMlFYAvsHWpo3T6U3jx6LqvUS1z1UZHiXuuJl5hVa29PFVe1+WUmnDnpTYRfW3YdgjFPDxCRha5XOMr8XnzsjzoQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=broadcom.com; spf=fail smtp.mailfrom=broadcom.com; dkim=pass (1024-bit key) header.d=broadcom.com header.i=@broadcom.com header.b=QwdE5VGC; arc=none smtp.client-ip=209.85.160.97 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=broadcom.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=broadcom.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=broadcom.com header.i=@broadcom.com header.b="QwdE5VGC" Received: by mail-oa1-f97.google.com with SMTP id 586e51a60fabf-43454c72d2bso897711fac.0 for ; Mon, 04 May 2026 16:59:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777939154; x=1778543954; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=8KciwR5BaNCwF4GQGuRyoUy7gW89k4fxCShw17/m+Io=; b=eSn+StASIlTJmZ/GFoofVL+fHK0JXzTnxZcB0caRvi8PpkNyhhdqAEvbRPJM3cT9s+ UzQNFb9xlInbyxTynJxTeeZzMPTYiVPWEFA4Q8YVsy4jxKe+VzwNrQG+IOTmGjdmRhcu vA4ayBdEEkk+1R+7g6E7WrvImA4O4nnFKOh3jQIrcpjRGpoM3Mul+Pldqmw4mzQzMmjY 47q+7e3NQtNxY8PA3If1trWxl3/8f44VPOsZwUeNPzsR0CUCTscKgpQ1Bt+JWLsJbf+0 OHKQsNwO0M2SBbFLMsTtlmoYHGEJJ8sKWNIpc36eJJaYGgP9qYORmj0xPqSnXrO16SGP Zohw== X-Gm-Message-State: AOJu0Yw1uf5da++9w5g3/bSmxjyTjoVQe7F+rwb1YIQhQW1pD9Wess0s 7PjdsKPO6LtHx10zHjLQQrLkF5TmxNJtuO/dhElI7OfJxCw6M3eEaxAlGS46CBbB1p2zWSQkMT5 okCGqP7yaw+sL4/Cd/1aD9SvDWwwSAMr2LdR4ltXh/Wu6yFOLnjR5LKi2WFtk78xizNKV3I3PZe Usnrk1C3g/fFAQT9CYj1IQyuEJ4jkLx1H13JS3hYtJwihUBx6Fn0/mY/L0gMURXjmswq+F9/1l4 iNzrAqYWjM= X-Gm-Gg: AeBDietUidDlR7XBd/d/w4l+QRQYzO+DwXd49HYUVftylQkaSqc8ITxDLtHncs9Jq/l 5Gi41XCJVMncrLGYBdP/+1OmqhUlFv0Mr9r+nnFCUh9c7IOYLen7hbglj/Rpuf6UqrRUb+B219R nzLyjAUBnP1874XNvHu1xc0duZn7eiOLkk+nA3siBT3gAxevfSQ7qFWUfhx6kS6uq+aPs6CPYZB UP6lvvu349lBj+kl0Hee2NexDh6hYXDcCCVN6VuvkA4b118yPXf40jA/y73MLJhocGlzqJ7nPjM JrftrNernrXYbkjd5p0S2NHaSuO2LBY/NjXkvfvQTasr+gI7wUxhorL1ntP2VJjc4rfoXF2PUQS h3GkDCDVf9HBPWwAvNJN4f0LaWLbJVplcTysvPJy6UH4KxfmLVY2+/uWxm3NZsMhH7Tw8qgVuU4 eg4jv1FUWG4FRpkE3NNhgEWmkjdnUwvH/FYlFQc+evw4Fmmz8Of68HdtE/ijEdRL4BCeE= X-Received: by 2002:a05:6871:5e06:b0:417:369f:4dee with SMTP id 586e51a60fabf-434d421ebd6mr553269fac.31.1777939154386; Mon, 04 May 2026 16:59:14 -0700 (PDT) Received: from smtp-us-east1-p01-i01-si01.dlp.protect.broadcom.com (address-144-49-247-21.dlp.protect.broadcom.com. [144.49.247.21]) by smtp-relay.gmail.com with ESMTPS id 586e51a60fabf-43454dee3c9sm1002644fac.15.2026.05.04.16.59.14 for (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Mon, 04 May 2026 16:59:14 -0700 (PDT) X-Relaying-Domain: broadcom.com X-CFilter-Loop: Reflected Received: by mail-qv1-f72.google.com with SMTP id 6a1803df08f44-8b3fe2f190bso185459176d6.2 for ; Mon, 04 May 2026 16:59:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; t=1777939153; x=1778543953; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8KciwR5BaNCwF4GQGuRyoUy7gW89k4fxCShw17/m+Io=; b=QwdE5VGCMLTTcjj16eyffMOFpRCGeo9u9MeyQB5fHY2LkNX/VMpYU/uopg+LJj6qew Kwjen02uP0v0wdMw7X0nSSGZtv5K3kIVz9uZl5iaT0DoOnDNAjOB7v5dPVg7ub/BlMwx Z2AH+tyCB7M2DYbDRNQZLgfbFV+fp9VOTJmhw= X-Received: by 2002:a05:6214:4781:b0:8b4:d8dd:b75b with SMTP id 6a1803df08f44-8badc9e3d5amr11851176d6.34.1777939153356; Mon, 04 May 2026 16:59:13 -0700 (PDT) X-Received: by 2002:a05:6214:4781:b0:8b4:d8dd:b75b with SMTP id 6a1803df08f44-8badc9e3d5amr11850906d6.34.1777939152854; Mon, 04 May 2026 16:59:12 -0700 (PDT) Received: from lvnvda3289.lvn.broadcom.net ([192.19.161.250]) by smtp.gmail.com with ESMTPSA id 6a1803df08f44-8b5396c4b7dsm132298246d6.18.2026.05.04.16.59.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 May 2026 16:59:12 -0700 (PDT) From: Michael Chan To: davem@davemloft.net Cc: netdev@vger.kernel.org, edumazet@google.com, kuba@kernel.org, pabeni@redhat.com, andrew+netdev@lunn.ch, pavan.chebbi@broadcom.com, andrew.gospodarek@broadcom.com, Ajit Khaparde , Kalesh AP Subject: [PATCH net-next 01/15] bnxt_en: Add Midpath channel information Date: Mon, 4 May 2026 16:58:22 -0700 Message-ID: <20260504235836.3019499-2-michael.chan@broadcom.com> X-Mailer: git-send-email 2.45.4 In-Reply-To: <20260504235836.3019499-1-michael.chan@broadcom.com> References: <20260504235836.3019499-1-michael.chan@broadcom.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-DetectorID-Processed: b00c1d49-9d2e-4205-b15f-d015386d3d5e Midpath channels (MPCs) are rings for hardware control paths. These control paths are used to offload kTLS directly to the hardware without going through firmware. This patch adds the basic information structures for these MPCs. An MPC is basically a TX and completion ring pair with a HW TLS block as the destination. Two MPC channel types are used to offload connections to the TX crypto engine (TCE) and the RX crypto engine (RCE) respectively. In the driver, we re-use the bnxt_tx_ring_info and bnxt_cp_ring_info control structs for the MPCs. This patch also adds the CONFIG_BNXT_TLS Kconfig option to conditionally include the MPC logic. The first few patches in the series add the MPC support. kTLS support will be added later in the series. Reviewed-by: Ajit Khaparde Reviewed-by: Kalesh AP Reviewed-by: Andy Gospodarek Reviewed-by: Pavan Chebbi Signed-off-by: Michael Chan --- drivers/net/ethernet/broadcom/Kconfig | 9 ++++ drivers/net/ethernet/broadcom/bnxt/Makefile | 1 + drivers/net/ethernet/broadcom/bnxt/bnxt.c | 8 ++++ drivers/net/ethernet/broadcom/bnxt/bnxt.h | 2 + drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.c | 26 ++++++++++ drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.h | 47 +++++++++++++++++++ 6 files changed, 93 insertions(+) create mode 100644 drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.c create mode 100644 drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.h diff --git a/drivers/net/ethernet/broadcom/Kconfig b/drivers/net/ethernet/broadcom/Kconfig index 4287edc7ddd6..0114760c3ac4 100644 --- a/drivers/net/ethernet/broadcom/Kconfig +++ b/drivers/net/ethernet/broadcom/Kconfig @@ -254,6 +254,15 @@ config BNXT_HWMON Say Y if you want to expose the thermal sensor data on NetXtreme-C/E devices, via the hwmon sysfs interface. +config BNXT_TLS + bool "Broadcom NetXtreme-C/E TLS offload support" + default y + depends on BNXT && TLS_DEVICE + depends on TLS=y || BNXT=m + help + Say Y if you want to enable Transport Layer Security (TLS) hardware + encryption and decryption offload on supported NetXtreme-C/E devices. + config BNGE tristate "Broadcom ThorUltra Ethernet device support" depends on PCI diff --git a/drivers/net/ethernet/broadcom/bnxt/Makefile b/drivers/net/ethernet/broadcom/bnxt/Makefile index debef78c8b6d..0506574c007a 100644 --- a/drivers/net/ethernet/broadcom/bnxt/Makefile +++ b/drivers/net/ethernet/broadcom/bnxt/Makefile @@ -5,3 +5,4 @@ bnxt_en-y := bnxt.o bnxt_hwrm.o bnxt_sriov.o bnxt_ethtool.o bnxt_dcb.o bnxt_ulp. bnxt_en-$(CONFIG_BNXT_FLOWER_OFFLOAD) += bnxt_tc.o bnxt_en-$(CONFIG_DEBUG_FS) += bnxt_debugfs.o bnxt_en-$(CONFIG_BNXT_HWMON) += bnxt_hwmon.o +bnxt_en-$(CONFIG_BNXT_TLS) += bnxt_mpc.o diff --git a/drivers/net/ethernet/broadcom/bnxt/bnxt.c b/drivers/net/ethernet/broadcom/bnxt/bnxt.c index 8c55874f44ca..978c82a7a625 100644 --- a/drivers/net/ethernet/broadcom/bnxt/bnxt.c +++ b/drivers/net/ethernet/broadcom/bnxt/bnxt.c @@ -76,6 +76,7 @@ #include "bnxt_hwmon.h" #include "bnxt_gso.h" #include +#include "bnxt_mpc.h" #define BNXT_TX_TIMEOUT (5 * HZ) #define BNXT_DEF_MSG_ENABLE (NETIF_MSG_DRV | NETIF_MSG_HW | \ @@ -9934,6 +9935,11 @@ static int __bnxt_hwrm_func_qcaps(struct bnxt *bp) } bp->tso_max_segs = le16_to_cpu(resp->max_tso_segs); + if (resp->mpc_chnls_cap) + bnxt_alloc_mpc_info(bp, resp->mpc_chnls_cap); + else + bnxt_free_mpc_info(bp); + hwrm_func_qcaps_exit: hwrm_req_drop(bp, req); return rc; @@ -16482,6 +16488,7 @@ static void bnxt_remove_one(struct pci_dev *pdev) bp->ptp_cfg = NULL; kfree(bp->fw_health); bp->fw_health = NULL; + bnxt_free_mpc_info(bp); bnxt_cleanup_pci(bp); bnxt_free_ctx_mem(bp, true); bnxt_free_crash_dump_mem(bp); @@ -17153,6 +17160,7 @@ static int bnxt_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) bnxt_ethtool_free(bp); kfree(bp->fw_health); bp->fw_health = NULL; + bnxt_free_mpc_info(bp); bnxt_cleanup_pci(bp); bnxt_free_ctx_mem(bp, true); bnxt_free_crash_dump_mem(bp); diff --git a/drivers/net/ethernet/broadcom/bnxt/bnxt.h b/drivers/net/ethernet/broadcom/bnxt/bnxt.h index 61c847b36b9f..ab88d96f807c 100644 --- a/drivers/net/ethernet/broadcom/bnxt/bnxt.h +++ b/drivers/net/ethernet/broadcom/bnxt/bnxt.h @@ -2451,6 +2451,8 @@ struct bnxt { u8 tph_mode; + struct bnxt_mpc_info *mpc_info; + unsigned int current_interval; #define BNXT_TIMER_INTERVAL HZ diff --git a/drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.c b/drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.c new file mode 100644 index 000000000000..86087e538550 --- /dev/null +++ b/drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.c @@ -0,0 +1,26 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* Copyright (c) 2026 Broadcom Inc. */ + +#include +#include +#include +#include + +#include "bnxt.h" +#include "bnxt_mpc.h" + +void bnxt_alloc_mpc_info(struct bnxt *bp, u8 mpc_chnls_cap) +{ + if (!bp->mpc_info) + bp->mpc_info = kzalloc_obj(*bp->mpc_info); + if (bp->mpc_info) + bp->mpc_info->mpc_chnls_cap = mpc_chnls_cap; + else + netdev_warn(bp->dev, "Unable to allocate MPC info\n"); +} + +void bnxt_free_mpc_info(struct bnxt *bp) +{ + kfree(bp->mpc_info); + bp->mpc_info = NULL; +} diff --git a/drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.h b/drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.h new file mode 100644 index 000000000000..cd3f268a3a29 --- /dev/null +++ b/drivers/net/ethernet/broadcom/bnxt/bnxt_mpc.h @@ -0,0 +1,47 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright (c) 2026 Broadcom Inc. */ + +#ifndef BNXT_MPC_H +#define BNXT_MPC_H + +/* Mid path channel (MPC) definitions. An MPC is special TX/completion + * ring pair to send/receive control plane data to the TCE and RCE + * (Transmit/Receive Crypto Engine) HW blocks. + */ + +enum bnxt_mpc_type { + BNXT_MPC_TCE_TYPE = RING_ALLOC_REQ_MPC_CHNLS_TYPE_TCE, + BNXT_MPC_RCE_TYPE = RING_ALLOC_REQ_MPC_CHNLS_TYPE_RCE, + BNXT_MPC_TYPE_MAX, +}; + +#define BNXT_MAX_MPC 8 + +struct bnxt_mpc_info { + u8 mpc_chnls_cap; + u8 mpc_cp_rings; + u8 mpc_ring_count[BNXT_MPC_TYPE_MAX]; + struct bnxt_tx_ring_info *mpc_rings[BNXT_MPC_TYPE_MAX]; +}; + +#define BNXT_MPC_CRYPTO_CAP \ + (FUNC_QCAPS_RESP_MPC_CHNLS_CAP_TCE | FUNC_QCAPS_RESP_MPC_CHNLS_CAP_RCE) + +#define BNXT_MPC_CRYPTO_CAPABLE(bp) \ + ((bp)->mpc_info ? \ + ((bp)->mpc_info->mpc_chnls_cap & BNXT_MPC_CRYPTO_CAP) == \ + BNXT_MPC_CRYPTO_CAP : false) + +#ifdef CONFIG_BNXT_TLS +void bnxt_alloc_mpc_info(struct bnxt *bp, u8 mpc_chnls_cap); +void bnxt_free_mpc_info(struct bnxt *bp); +#else +static inline void bnxt_alloc_mpc_info(struct bnxt *bp, u8 mpc_chnls_cap) +{ +} + +static inline void bnxt_free_mpc_info(struct bnxt *bp) +{ +} +#endif /* CONFIG_BNXT_TLS */ +#endif /* BNXT_MPC_H */ -- 2.51.0