From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C17DA39B4A6; Wed, 29 Jul 2026 05:15:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.148.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785302103; cv=none; b=brpFtrx9hdfZdOnUr/H0bigJNB4beS1l+Y8SQLSgUOgRoQyeEvjSRAp/NTke+4W6xf0VUsE7FJzMAlT2pjUedpwM8TgtUoR3dUh5tUJzd9PE8GySuwdP+2g6xU11aPqZsSCdQ71khchoMztKMYbvTDMm62FKZs9NPAOQhRult3k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785302103; c=relaxed/simple; bh=Zclhv6h/TmzDqT45LmzQB/dO7mGMsHxwGDmBK9zOvlg=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=D0xieHBL5eAfjoc/COFvIs+/mdpKKJUEKnTe2eeiPwhVeStQQ9+2dciPlAsxLR0eH6sIKlu6hTbOrBuhTSDh8wJXkziC1PaJMnKv+sAIlp8o8y8yluQdso4zFPzsSatAWvPR7t5anvl71AEVxax8JIvO26M+5JY6w4XKI4yjE0o= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=XBMp165w; arc=none smtp.client-ip=67.231.148.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=marvell.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="XBMp165w" Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66T4eCH21521161; Tue, 28 Jul 2026 21:51:12 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=pfpt0220; bh=H5KuICjL/yT2yTUc3OVlL03 IrJ+hc+70iHEB7EeNKZ8=; b=XBMp165wWeq/Dnk16TMrJMOpi07b82Ivzw08b3S dE42Kd1cJyfwQSsBeEemBYCVtlNgHWcJEz4TBaNRcLM1wXtyoIN4HExcSxs+rJyN /HGibq87aqvN77aFzTR4NzylC++X2ldERye5GPTdjmaKaexFsRnYr0R/mw1vU+nz 3xSZ+2qYf/rN0AmKMfYnhtj9DPICM6XTqQrSb6DLBjlB7oVIWeoCifxRJk6ORoQe +EYFUT01HHEQgWYIzE8t1JLFYD5+IXpU2zjm6jERNmwKVG4Ansk6be20CU+e6E8X k95peJC6KOJWR3rgarxn5XT4s4GHne5VFkbQFOQrrcGZ87w== Received: from dc5-exch05.marvell.com ([199.233.59.128]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 4fq06ksxy4-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 28 Jul 2026 21:51:11 -0700 (PDT) Received: from DC5-EXCH05.marvell.com (10.69.176.209) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.25; Tue, 28 Jul 2026 21:51:10 -0700 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server id 15.2.1544.25 via Frontend Transport; Tue, 28 Jul 2026 21:51:10 -0700 Received: from rkannoth-OptiPlex-7090.. (unknown [10.28.36.165]) by maili.marvell.com (Postfix) with ESMTP id C1AD63F70A7; Tue, 28 Jul 2026 21:51:07 -0700 (PDT) From: Ratheesh Kannoth To: , CC: , , , , , , "Ratheesh Kannoth" Subject: [PATCH v6 net-next 0/9] Switch support Date: Wed, 29 Jul 2026 10:20:50 +0530 Message-ID: <20260729045100.2177958-1-rkannoth@marvell.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzI5MDAzNiBTYWx0ZWRfX4+Gokh4GrOQd PxTJklyM5Jozy+Rn7GprqCfdhrrDllYnkLbOEvhKjNc6ibB9DgQeFknV7ZDCBpuUQWAlsCNVRii 2YRZA87kVyFSo6OfSlqrZ7TCzWbFBGQyUfMKNFWPjZtbDWXERJNzCkX/OyXv9xVtuZt0kk3FTCc TvPET/WxshchZ6DadED1WeiEdbcVRcYb1O5M9gLKwzHDVxtSPcM+eXUYdHbX3kmExCZg/ZoG9eC QlYLC51HuFfSDv5opTnOUmQwB24uIerG20L/9zMs7FG3NfEhbxNJEO8HayXr9mm+eybu3QLTVCN JpePe1o60/Ic7on1dOBngNndJ84VwQ5kqSo7PeEQenBQmqbPQLs27e+6YLA5f6a25F+dR6I33Yz SmAm+xgLK8NdCCwFd6NqgHLnkfvV6+6ox061M26gsFstIoTWmhj0bMexZDTrtW+yRtGI5kWtILS tZA3ps2eiEBk3QH3Vug== X-Proofpoint-ORIG-GUID: kabk29q-gm1nibeBZnNPmP2A-rmrnDUc X-Proofpoint-Spam-Info: AW1haW4tMjYwNzI5MDAzNiBTYWx0ZWRfX59BoQB0brEC8 I8N+7nk3XH8t/nwxdgdF+WuPlUGS/s31J77DNKiMMxf4exKFutswVyqghHv8uVSiziwCn8YzXUz CGAeTdx++ry6RkD3EDmnjVXQDQukFkg= X-Authority-Analysis: v=2.4 cv=U8Siy+ru c=1 sm=1 tr=0 ts=6a6986bf cx=c_pps a=rEv8fa4AjpPjGxpoe8rlIQ==:117 a=rEv8fa4AjpPjGxpoe8rlIQ==:17 a=RAioF0-LDSMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=l0iWHRpgs5sLHlkKQ1IR:22 a=EAYMVhzMl8SCOHhVQcBL:22 a=VwQbUJbxAAAA:8 a=M5GUcnROAAAA:8 a=Q9e_prp1UuIZLeogYfEA:9 a=OBjm3rFKGHvpk9ecZwUJ:22 X-Proofpoint-GUID: kabk29q-gm1nibeBZnNPmP2A-rmrnDUc X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-29_02,2026-07-28_02,2025-10-01_01 Marvell OcteonTX2 switch hardware is capable of accelerating L2, L3, and flow. When representors are enabled through devlink, a logical port is created in switch hardware for each representor device. This patch series implements communication from the host OS to the switch hardware and vice versa. control plane (FDB / FIB / flow over mailbox) +---------------------------------------------------------------------+ | HOST OS | | | | +------------+ +---------------------+ +---------------+ | | | bridge / | | PF + notifiers | | TC / flower | | | | routing | | (FDB, FIB, flow) | | offload | | | +------+-----+ +-----------+---------+ +-------+-------+ | | ^ | | | | | slow path | | | | | (unmatched pkts) v v | | +------+------+ +------+------+ +------+------+ | | | rep-eth0 | | PF / VF | <----> | RVU AF | | | +------+------+ +-------------+ +------+------+ | | | | | | +------+------+ | | | | rep-eth1 | | | | +-------------+ | | | | slow path (miss / control to host stack) | | +---------------------------------------------------------------------+ | | | | | | mailbox / PCIe | | | v v | +---------------------------------------------------------------------+ | SWITCH HARDWARE | | | | +---------------------------------------------------+ | | | L2 tables | L3 tables | flow TCAM (HW) | | | +-------+-------------+---------------+-------------+ | | | fast path (HW) | | | v v | | lport0 <========================> lport1 | | HW forwarding between ports | | | | slow path (miss): packets raised to host via representors | +---------------------------------------------------------------------+ When representors are created, corresponding logical ports are created in switchdev. Matching traffic is accelerated in switch hardware using installed L2, L3, and flow rules. Packets that do not match offloaded state, or that require software handling, take the slow path through representors and the host networking stack. Control updates from the host (FDB, FIB, TC flower) are sent to the AF over mailbox and programmed into switch hardware tables. Notifier callbacks are registered to receive system events such as FDB add/delete and FIB add/delete. Flow add/delete operations are handled through the ingress flow-table offload path. These events are captured and processed by the NIC driver and forwarded to the switch device through the AF driver. All message exchanges use the mailbox interface. Bridge acceleration: FDB add/delete notifications are processed, and learned SMAC information is sent to the switch hardware. The switch inserts a hardware rule to accelerate packets destined to the MAC address. Switch-initiated FDB refresh is propagated back to the host bridge through an AF to PF/VF mailbox and switchdev notifier. L3 acceleration: IPv4 and IPv6 FIB updates observed through netdev and FIB notifiers are queued on the PF and sent to the AF. The AF batches fib_entry structures and forwards them to switchdev when firmware is ready. Flow acceleration: TC flower rules accepted by the ingress flow-table offload callback are translated into fl_tuple state, ingress and egress pcifunc are resolved through FIB lookup, and flow updates are sent to the switch hardware through the mailbox interface. Per-cookie packet counters are kept in sync using NPC MCAM multi-stats when the switch requests a flow refresh. Ratheesh Kannoth (9): octeontx2-af: switch: Add AF to switch mbox and skeleton files Host to switch mailbox definitions for FDB, FIB, flow, and flow stats; AF-side L2/L3/flow skeleton objects. octeontx2-af: switch: Add switch dev to AF mboxes Switch to AF and AF to switchdev mailbox messages; interface query handler and NPC helpers for flow delete/stats/features. octeontx2-pf: switch: Add pf files hierarchy CONFIG_OCTEONTX_SWITCH and stub PF switch objects for FDB, FIB, flow, and notifier plumbing. octeontx2-af: switch: Representor for switch port Copy devlink switch_id to the AF and map representor pcifunc to a switch port id when eswitch mode is enabled. octeontx2-af: PAN switch TL1 scheduling and NPC channel control Allocate multiple TL1 scheduler queues in PAN mode and honor caller supplied NPC channel masks for multi-link steering. octeontx2-pf: register switch notifiers for eswitch offload Register PF notifier blocks for FIB, neighbour, address, netdev, and switchdev FDB events; split IPv4/IPv6 handling. octeontx2: plumb bridge FDB updates through AF and switchdev End-to-end L2 offload from switchdev FDB notifications to AF to switchdev, including firmware gating and FDB refresh to host. octeontx2: offload host FIB updates to switch via AF mailbox Queue IPv4/IPv6 FIB updates from notifiers and batch fib_entry delivery from AF to switchdev. octeontx2: add TC flow offload path for switch flows Ingress flow-table offload for TC flower rules, AF forwarding to switchdev, and flow counter refresh from switch to host. .../net/ethernet/marvell/octeontx2/Kconfig | 13 + .../ethernet/marvell/octeontx2/af/Makefile | 3 +- .../net/ethernet/marvell/octeontx2/af/mbox.h | 227 ++++++++ .../net/ethernet/marvell/octeontx2/af/rvu.c | 110 ++++ .../net/ethernet/marvell/octeontx2/af/rvu.h | 6 + .../ethernet/marvell/octeontx2/af/rvu_nix.c | 53 +- .../ethernet/marvell/octeontx2/af/rvu_npc.c | 76 +++ .../marvell/octeontx2/af/rvu_npc_fs.c | 11 + .../ethernet/marvell/octeontx2/af/rvu_rep.c | 3 +- .../marvell/octeontx2/af/switch/rvu_sw.c | 48 ++ .../marvell/octeontx2/af/switch/rvu_sw.h | 14 + .../marvell/octeontx2/af/switch/rvu_sw_fl.c | 294 ++++++++++ .../marvell/octeontx2/af/switch/rvu_sw_fl.h | 12 + .../marvell/octeontx2/af/switch/rvu_sw_l2.c | 283 +++++++++ .../marvell/octeontx2/af/switch/rvu_sw_l2.h | 13 + .../marvell/octeontx2/af/switch/rvu_sw_l3.c | 215 +++++++ .../marvell/octeontx2/af/switch/rvu_sw_l3.h | 11 + .../ethernet/marvell/octeontx2/nic/Makefile | 13 +- .../marvell/octeontx2/nic/otx2_txrx.h | 2 + .../ethernet/marvell/octeontx2/nic/otx2_vf.c | 17 + .../net/ethernet/marvell/octeontx2/nic/rep.c | 11 + .../marvell/octeontx2/nic/switch/sw_fdb.c | 144 +++++ .../marvell/octeontx2/nic/switch/sw_fdb.h | 14 + .../marvell/octeontx2/nic/switch/sw_fib.c | 132 +++++ .../marvell/octeontx2/nic/switch/sw_fib.h | 16 + .../marvell/octeontx2/nic/switch/sw_fl.c | 546 ++++++++++++++++++ .../marvell/octeontx2/nic/switch/sw_fl.h | 15 + .../marvell/octeontx2/nic/switch/sw_nb.c | 422 ++++++++++++++ .../marvell/octeontx2/nic/switch/sw_nb.h | 35 ++ .../marvell/octeontx2/nic/switch/sw_nb_v4.c | 335 +++++++++++ .../marvell/octeontx2/nic/switch/sw_nb_v4.h | 21 + .../marvell/octeontx2/nic/switch/sw_nb_v6.c | 236 ++++++++ .../marvell/octeontx2/nic/switch/sw_nb_v6.h | 21 + 33 files changed, 3361 insertions(+), 11 deletions(-) --- v5 -> v6: Addressed Jakub/Sashiko comments https://lore.kernel.org/netdev/20260724094018.3213907-1-rkannoth@marvell.com/ v4 -> v5: Addressed Sashiko comments https://lore.kernel.org/netdev/20260721081824.1430607-1-rkannoth@marvell.com/ v3 -> v4: Addressed Sashiko comments https://lore.kernel.org/netdev/20260714015331.1801922-1-rkannoth@marvell.com/ v2 -> v3: Addressed Pabolo comments. https://lore.kernel.org/netdev/20260702045026.2914748-1-rkannoth@marvell.com/ v1 -> v2: Addressed Jakub comments https://lore.kernel.org/netdev/20260630024715.4124281-1-rkannoth@marvell.com/ -- 2.43.0