From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=205.220.168.131 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794143921; b=T2adUInnUjVaO3ZtedErzdE7oUfZ8XwrhKqqnsnKJzzPSEqkD8Dfst/dEe1fkbvLt46p 17yq4BBOxFpTtd1mAUez2wENC5lXEUGBtGuquFPwRCODhrkRNrPk0HzcVlbadx4oEduPy 0cCN4gkRKHw4BIOfXI+Wz8+KWateUnuGzOM7SLG59z1tvnzbbprgMc9Qp1PBRACRQnHyl 9hGSOP7EH23Ug1aJRUKOmm0kEWwEu3WRG3LhVCL31mvWIFp9xdSzj6kq9EcjQke08OGil jVoeOjb6iLJ7S99HCvxqM/WOLzoI6qN1xKKC3a2dD/v7R2VrViw6xRa8jGwj1TJfXYw== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794143921; h=DMARC-Filter:Received:DKIM-Signature:Received:Received: DKIM-Signature:X-Google-DKIM-Signature:X-Forwarded-Encrypted: X-Gm-Message-State:X-Gm-Gg:X-Received:X-Received:Received:From:Date: Subject:MIME-Version:Content-Type:Content-Transfer-Encoding: Message-Id:References:In-Reply-To:To:Cc:X-Mailer: X-Proofpoint-Spam-Details-Enc:X-Proofpoint-ORIG-GUID: X-Authority-Analysis:X-Proofpoint-Spam-Info:X-Proofpoint-GUID: X-Proofpoint-Virus-Version:X-Proofpoint-Spam-Details; bh=3rxffHufu/Plu6e2c/GG8GZwxg3tdtgLE8Qiwcruq2o=; b=4f6AMLjVa/MO4EKGLFDRSOmqvJDQtsSaCO2JkU91XVrHGMFWEdTwTQKSoBdANF0jomRs gWlXTD8BTevAORcasC8n/25fwF1KLUV5X7gLxkLdA3GhhzqJyHO49nNRwKyCH4jJMmtHl hHOYypNEaudYkPjTGJYXpme1jZvOb0dl30laxgF9oCkpEXy//uIjQSuFSIlatrTLx8FqX h3uHMTw1wyqBxkhDA+G4nAQbevCI2bUa/z5LH95pKcyMXptmq0NBFCX0XrOEtbxhRx87P 0ftllEG6s8QsMAmDWEKiPXF+FS1xp1nQEidvd13vlRCH5ftcYH/fo3uMXQEM5a8wmKg== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=fGYyZvSl; dkim=pass header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=c+iYzHwk; arc=none smtp.remote-ip=205.220.168.131 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F3DE8606A31C for ; Sun, 8 Nov 2026 13:18:40 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org F3DE8606A31C Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256 header.s=qcppdkim1 header.b=fGYyZvSl; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.a=rsa-sha256 header.s=google header.b=c+iYzHwk Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6A8AgoMS1200914 for ; Sun, 8 Nov 2026 13:18:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3rxffHufu/Plu6e2c/GG8GZwxg3tdtgLE8Qiwcruq2o=; b=fGYyZvSlHAgC2IZN 5g19idYCI0N9f/rkgyjLx0cxhPGP5mHH5nBcFSg4qA4ODi1OotHlY7oHZ6pRsA/v LO/SkuIa+Uv5H8fYA+3rwo3VNv9N1rhLcwfCraaGpZCGdCqkOTrACAAJOdXAPMkm CAZUNjyI7kk0RGvN/5OKhcD3LerBSMzIriEL7kS1KYZi4FRG9EwL3vM7c1Hmj2bk Jt2kpp/WZiEHaq8j/5AELiRCg+5VUNb6wx4UJoyD6YDWVjTKZ5iPxV+HuaIZfBDV JeBpESEMTzbvRD95LO9KeSQ0b4yzowyA3Pu8437kqUrI2H+Sbzc9hGbf6uGXledQ CYaH/Q== Received: from mail-dl1-f70.google.com (mail-dl1-f70.google.com [74.125.82.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4hsv732wh5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sun, 08 Nov 2026 13:18:40 +0000 (GMT) Received: by mail-dl1-f70.google.com with SMTP id a92af1059eb24-1b25dc2aa8bso242411c88.1 for ; Sun, 08 Nov 2026 05:18:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1794143920; x=1794748720; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=3rxffHufu/Plu6e2c/GG8GZwxg3tdtgLE8Qiwcruq2o=; b=c+iYzHwk0S/qxWYhgtmkWzgWVN6F1B3Quxb6bDoJ53OSZKglFahEkPI3OyNXszfEU7 ItUWlCjAIUFgmDOhfY3pi5WBNK3ZzFH03LZhvyc/4Iwq4EhF7bj/CIi+4jKjBtuhMsWc /6MBIZEqpExfvQ6AeMcJJa4ln0ekMNjo1WuhExjMGfjI8Diffxhxp2i4d5wAPvQetzrR 8RPQtA1SRHzLMj43tMeItNmvgi2CHSrqiBb0bMyVhn/bvRKz0WH2LKTAA9mMpaw36e3P 6U1uEpLa5P66MgFOLiTOUqOp59dGTVqDTzDyXrqWsfe6HDLv8bRgcpzaZ9UjbqbsccE2 fL0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1794143920; x=1794748720; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=3rxffHufu/Plu6e2c/GG8GZwxg3tdtgLE8Qiwcruq2o=; b=FG1AceTyv423FvgKo+eaylY/cTrmaPYT4UzJ851pLE1kjZ2/K7AfxgDT+7EPGuK/oy treBXqBm3f+OHo6Ix9bp4en6hoKdRD8W87vnP3OWK4ggKcObF343f6nRc4kGWHJ6q6wT aFNXH89iynZolMxE7qf+ezXYArc4H35yP4kq2KMc0IOGPyht3OqJOyKXcL6PFOv7YvN2 p62v4ARy0yIV5baYUX2B8Bg3P6OQ6QQrIIjlsDiukjMJAiOgA/c6m1iyKIAWQURPVY1e XVEmxxr2FU/MuHx1+VignIkXZ2hUYbo6ML/QeEWIDs67mDJnqA/AIGQSUOKx+xijlwpP Co3g== X-Forwarded-Encrypted: i=1; AL+hErGx3WUyZlfzonZEW/4xd+anajIltP6Cx6lT1B+HiudUiZVM/+NQqSY/AlcvXDNiQpGj2NEB4KE=@vger.kernel.org X-Gm-Message-State: APuU4Z9i4Wk5wGgBNgu3umY/NCSEU3NOyD6NiRuqzyowxx/STyBZD+FF xwbc0/XFPElMJ3+ywQTTp2ryfMJfBTvm1ESVgMxbVt8aaSG3/2r8rIeMJcjM2ZyLH4t5vnZGJya EzeN08jz/dUTgXLG9GU6D4RKJRTXFWuNbDDW3mJSoEtdVN4M13SnQUfAXEn8= X-Gm-Gg: AYBFou2t96N3fMINFNenNJ+gNh6tkvgUrZ8HGYlYEIRHDZoWUzg5guPcKqKup6PsVhV nroXP1lN5b3aIwH2IWFm7zFVnpHdnpu+zkMf2H+sLm79lf8saHFYT/ipt6JKbFHaon8ehtN8ZF+ ZYI6mhtMI2Ylg1wCemTC5EstsrhJi2bDMmhcESX2bxJ1BRUk62nsD28s6U90RVRWmQl9V5vQJWr kGobwBkQMMkWK6LZs8Z8V2wRM55wYL5AjYUrUNcG8LGPcdtWAYdJAZ+/sDeIBLKcoreHCzceI2w vRBrI6epEsvyieiIWbxtW6kGj8UW134Ff6CGIy8z1Sk67TdqHavqX0l1KlWmymSezpEilHg0t5m gU34tLaZg6Sdj41i8ySayMWTbw5usEkhOqvZqZ4gQ0WPiz+09arLjqtQJ901WQKpiKh9ycPxIjh LJ76o= X-Received: by 2002:a05:701b:271a:b0:1b2:6cba:7f88 with SMTP id a92af1059eb24-1b39fedc610mr2073540c88.44.1794143919447; Sun, 08 Nov 2026 05:18:39 -0800 (PST) X-Received: by 2002:a05:701b:271a:b0:1b2:6cba:7f88 with SMTP id a92af1059eb24-1b39fedc610mr2073512c88.44.1794143918877; Sun, 08 Nov 2026 05:18:38 -0800 (PST) Received: from hu-imrashai-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1b3757214cbsm5336980c88.13.2026.11.08.05.18.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 08 Nov 2026 05:18:38 -0800 (PST) From: Imran Shaik Date: Sun, 08 Nov 2026 18:48:22 +0530 Subject: [PATCH v2 01/10] dt-bindings: ptp: Document the TSCSS on Qualcomm SA8775P and QCS8300 SoCs X-Mailing-List: netdev@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20261108-tscss-v2-1-d5f575010427@oss.qualcomm.com> References: <20261108-tscss-v2-0-d5f575010427@oss.qualcomm.com> In-Reply-To: <20261108-tscss-v2-0-d5f575010427@oss.qualcomm.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran , Andrew Lunn , "David S. Miller" , Jakub Kicinski , Paolo Abeni , Bjorn Andersson , Konrad Dybcio , Eric Dumazet , Abel Vesa , Eric Dumazet Cc: Ajit Pandey , Taniya Das , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Imran Shaik X-Mailer: b4 0.15.2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMTA4MDA1MiBTYWx0ZWRfX0RtLYRC8TeOe /gdZdcuIcC0ka1Kj038T5p6bRvMTS4X4pGaCvbRC000yqD7QeWSZZOS4Vrj++dqwHvmiBf2fXK2 +qEWG8aXyLasE2X75d1RRIIJgBsc28WOMp06oN7hBg3Gq4IXJ3XJg6cpIrVDVFJRlZ7y0+fQVer VwxD5agyykRXax+YNpf6ETz0OQyFKhsc0TjPsz3tQ/zS+tC84yNqZmvkP0QM49fFcqBOCsLDBVL 825vaxbY8dpHlRsPSreIL2H/RG2NzokXQQGtbQ2X0UnIzZpCxGLtpCYo+Igb1BYfkotVthkY0a8 1/qhqcojGhIvouLevVeRxmrLbQXKzx3T4UQu5dfVVneHNfzzh/axgZxHb5b4doAfcO2EEZbqyQa qz+l8z22D5hwCrySZ5/FVu/1QIKmEILXma6akd5mfnAN1HwzVCWuXMTFDeycHeXFPFEboskFGwz FSfqBFzuT+xXxm6w28w== X-Proofpoint-ORIG-GUID: 5edrEltQP4cAuk2Y03M9hqjRjwsGtqXK X-Authority-Analysis: v=2.4 cv=bcb+w+PB c=1 sm=1 tr=0 ts=6af076b0 cx=c_pps a=SvEPeNj+VMjHSW//kvnxuw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=zJRp6_cAMcgA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=nKCL-24MKaImGustjYoA:9 a=QEXdDO2ut3YA:10 a=Kq8ClHjjuc5pcCNDwlU0:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Info: AW1haW4tMjYxMTA4MDA1MiBTYWx0ZWRfX1bQBF8xq6cX7 fh/RvyFfsFqPZWYr/QdgsdJO7XM+FwOE08JPbTXAvsfWyhoDsKgaiddDZIFlorpb5Oon1zrqcXj rdnJ2bd1QAsMfhyaOa12LJdC3YyjXt4= X-Proofpoint-GUID: 5edrEltQP4cAuk2Y03M9hqjRjwsGtqXK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.138,FMLib:17.12.100.49 definitions=2026-11-08_04,2026-11-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 suspectscore=0 spamscore=0 clxscore=1015 phishscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2611040001 definitions=main-2611080052 Add Devicetree bindings for the Timestamp Counter Subsystem (TSCSS) found on Qualcomm SA8775P and QCS8300 SoCs. TSCSS is a time synchronization subsystem composed of two main blocks: Timestamp Counter (TSC) and Event Timestamp Unit (ETU). The TSC block provides a continuously running counter used for timekeeping, while the ETU captures timestamps for external hardware event triggers. Co-developed-by: Taniya Das Signed-off-by: Taniya Das Signed-off-by: Imran Shaik --- .../bindings/ptp/qcom,sa8775p-tscss.yaml | 169 +++++++++++++++++++++ 1 file changed, 169 insertions(+) diff --git a/Documentation/devicetree/bindings/ptp/qcom,sa8775p-tscss.yaml b/Documentation/devicetree/bindings/ptp/qcom,sa8775p-tscss.yaml new file mode 100644 index 000000000000..b3e3a7cd7166 --- /dev/null +++ b/Documentation/devicetree/bindings/ptp/qcom,sa8775p-tscss.yaml @@ -0,0 +1,169 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/ptp/qcom,sa8775p-tscss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Timestamp Counter Subsystem (TSCSS) on Qualcomm SA8775P and QCS8300 + +maintainers: + - Imran Shaik + - Taniya Das + +description: | + Qualcomm TSCSS is a time synchronization subsystem composed of two main + blocks - the Timestamp Counter (TSC) and the Event Timestamp Unit (ETU). + + The TSC block is a timestamp generator that maintains a running counter used + for system timekeeping, and is functional with just the AHB and counter + clocks. + The ETU block captures TSC timestamps for external hardware events. Each + ETU slice binds a slice number to an external event selector, and a + single summary interrupt is raised for any ETU slice event. + +properties: + compatible: + oneOf: + - const: qcom,sa8775p-tscss + - items: + - const: qcom,qcs8300-tscss + - const: qcom,sa8775p-tscss + + reg: + minItems: 1 + maxItems: 2 + + reg-names: + minItems: 1 + items: + - const: tsc + - const: etu + + clocks: + items: + - description: TSC AHB configuration clock. + - description: TSC global counter clock. + - description: TSC ETU clock. + + clock-names: + items: + - const: ahb + - const: cntr + - const: etu + + interrupts: + items: + - description: + Summary interrupt raised based on an external event for any + of the ETU slices. + + interrupt-names: + items: + - const: etu_summary + + pinctrl-names: + minItems: 1 + maxItems: 16 + items: + pattern: "^slice[0-9]+$" + + qcom,etu-slice: + description: + ETU slice number for each entry in pinctrl-, pinctrl-names and + qcom,etu-event-sel. + minItems: 1 + maxItems: 16 + $ref: /schemas/types.yaml#/definitions/uint32-array + + qcom,etu-event-sel: + description: + External event selection value for each ETU slice listed in + qcom,etu-slice. + minItems: 1 + maxItems: 16 + $ref: /schemas/types.yaml#/definitions/uint32-array + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + +allOf: + - if: + properties: + reg-names: + contains: + const: etu + then: + properties: + reg: + minItems: 2 + maxItems: 2 + required: + - interrupts + - interrupt-names + - pinctrl-names + - qcom,etu-slice + - qcom,etu-event-sel + +additionalProperties: false + +examples: + - | + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + ptp@1c80000 { + compatible = "qcom,sa8775p-tscss"; + reg = <0x0 0x01c80000 0x0 0x2000>; + reg-names = "tsc"; + + clocks = <&gcc GCC_TSCSS_AHB_CLK>, + <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>, + <&gcc GCC_TSCSS_ETU_CLK>; + clock-names = "ahb", "cntr", "etu"; + + assigned-clocks = <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>; + assigned-clock-rates = <15625000>; + }; + }; + + - | + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + ptp@1c80000 { + compatible = "qcom,sa8775p-tscss"; + reg = <0x0 0x01c80000 0x0 0x2000>, + <0x0 0x01c90000 0x0 0x10000>; + reg-names = "tsc", "etu"; + + clocks = <&gcc GCC_TSCSS_AHB_CLK>, + <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>, + <&gcc GCC_TSCSS_ETU_CLK>; + clock-names = "ahb", "cntr", "etu"; + + assigned-clocks = <&gcc GCC_TSCSS_GLOBAL_CNTR_CLK>; + assigned-clock-rates = <15625000>; + + interrupts = ; + interrupt-names = "etu_summary"; + + pinctrl-0 = <&cci_timer0>; + pinctrl-1 = <&cci_timer1>; + pinctrl-names = "slice1", "slice2"; + + qcom,etu-slice = <1 2>; + qcom,etu-event-sel = <1 2>; + }; + }; +... -- 2.34.1