From: John Sigler <linux.kernel@free.fr>
To: John Sigler <linux.kernel@free.fr>
Cc: netdev@vger.kernel.org, linux-net@vger.kernel.org,
linux.nics@intel.com, e1000-devel@lists.sourceforge.net
Subject: Re: 82557/8/9 Ethernet Pro 100 interrupt mitigation support
Date: Mon, 03 Sep 2007 15:09:34 +0200 [thread overview]
Message-ID: <46DC078E.8080702@free.fr> (raw)
In-Reply-To: <46DBE393.30300@free.fr>
John Sigler wrote:
> I have several systems with three integrated Intel 82559 (I *think*).
>
> Does someone know if these boards support hardware interrupt mitigation?
> I.e. is it possible to configure them to raise an IRQ only if their
> hardware buffer is full OR if some given time (say 1 ms) has passed and
> packets are available in their hardware buffer.
>
> I've been using the eepro100 driver up to now, but I'm about to try the
> e100 driver. Would I have to use NAPI? Or is this an orthogonal feature?
>
> 00:08.0 Ethernet controller: Intel Corporation 82557/8/9 Ethernet Pro 100 (rev 08)
> Subsystem: Intel Corporation EtherExpress PRO/100B (TX)
> Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
> Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
> Latency: 32 (2000ns min, 14000ns max), Cache Line Size: 32 bytes
> Interrupt: pin A routed to IRQ 10
> Region 0: Memory at e6400000 (32-bit, non-prefetchable) [size=4K]
> Region 1: I/O ports at d800 [size=64]
> Region 2: Memory at e6100000 (32-bit, non-prefetchable) [size=1M]
> Capabilities: [dc] Power Management version 2
> Flags: PMEClk- DSI+ D1+ D2+ AuxCurrent=0mA PME(D0+,D1+,D2+,D3hot+,D3cold+)
> Status: D0 PME-Enable- DSel=0 DScale=2 PME-
>
> 00:09.0 Ethernet controller: Intel Corporation 82557/8/9 Ethernet Pro 100 (rev 08)
> Subsystem: Intel Corporation EtherExpress PRO/100B (TX)
> Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
> Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
> Latency: 32 (2000ns min, 14000ns max), Cache Line Size: 32 bytes
> Interrupt: pin A routed to IRQ 11
> Region 0: Memory at e6403000 (32-bit, non-prefetchable) [size=4K]
> Region 1: I/O ports at dc00 [size=64]
> Region 2: Memory at e6200000 (32-bit, non-prefetchable) [size=1M]
> Capabilities: [dc] Power Management version 2
> Flags: PMEClk- DSI+ D1+ D2+ AuxCurrent=0mA PME(D0+,D1+,D2+,D3hot+,D3cold+)
> Status: D0 PME-Enable- DSel=0 DScale=2 PME-
>
> 00:0a.0 Ethernet controller: Intel Corporation 82557/8/9 Ethernet Pro 100 (rev 08)
> Subsystem: Intel Corporation EtherExpress PRO/100B (TX)
> Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
> Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
> Latency: 32 (2000ns min, 14000ns max), Cache Line Size: 32 bytes
> Interrupt: pin A routed to IRQ 12
> Region 0: Memory at e6402000 (32-bit, non-prefetchable) [size=4K]
> Region 1: I/O ports at e000 [size=64]
> Region 2: Memory at e6000000 (32-bit, non-prefetchable) [size=1M]
> Capabilities: [dc] Power Management version 2
> Flags: PMEClk- DSI+ D1+ D2+ AuxCurrent=0mA PME(D0+,D1+,D2+,D3hot+,D3cold+)
> Status: D0 PME-Enable- DSel=0 DScale=2 PME-
Here is Intel's page for the 82559:
http://www.intel.com/design/network/products/lan/controllers/82559.htm
The "82559ER Fast Ethernet PCI Controller" data sheet mentions a 3 KB
receive FIFO. I suppose that's too small to aggregate several frames?
The "8255x Controller Family Open Source Software Developer Manual"
mentions the features supported by the 82559. I don't see anything
related to interrupt mitigation support.
Does NAPI work well when there is no hardware interrupt mitigation support?
Regards.
next prev parent reply other threads:[~2007-09-03 13:10 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2007-09-03 10:36 82557/8/9 Ethernet Pro 100 interrupt mitigation support John Sigler
2007-09-03 13:09 ` John Sigler [this message]
2007-09-03 13:33 ` James Chapman
-- strict thread matches above, loose matches on Subject: below --
2007-09-03 10:33 Marc Sigler
2007-09-04 15:56 ` Kok, Auke
2007-09-04 16:12 ` Brandeburg, Jesse
2007-09-04 16:41 ` John Sigler
2007-09-04 20:32 ` Brandeburg, Jesse
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=46DC078E.8080702@free.fr \
--to=linux.kernel@free.fr \
--cc=e1000-devel@lists.sourceforge.net \
--cc=linux-net@vger.kernel.org \
--cc=linux.nics@intel.com \
--cc=netdev@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).