netdev.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* Problem with am335x (cpsw) MDIO state machine
@ 2013-11-22 16:06 Stefan Roese
  0 siblings, 0 replies; only message in thread
From: Stefan Roese @ 2013-11-22 16:06 UTC (permalink / raw)
  To: Mugunthan V N; +Cc: netdev@vger.kernel.org

Hi All!

I'm currently struggling with the MDIO interface of the am335x SoC. As
its state machine continuously communicates with the potentially
available PHY devices (0...31). To determine the link status etc. But
I'm trying to communicate with am SMSC9303 switch via this MDIO
interface. It has 32bit registers organized as 2 16bit registers. These
registers need to be accessed back-to-back. Without any other frame in
between. And this is often interrupted (disturbed) by these state
machines polling frames.

Has anyone ever tried to work in this SoC with this MDIO state machine
disabled? I tried this by clearing the ENABLE bit in the MDIOCONTROL
register after each transaction. But this doesn't seem to work
(resulting in timeouts etc)?

Has anybody ever tried anything like this?

Thanks,
Stefan

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2013-11-22 16:06 UTC | newest]

Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2013-11-22 16:06 Problem with am335x (cpsw) MDIO state machine Stefan Roese

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).