From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jamal Hadi Salim Subject: Re: [patch net-next RFC 0/4] introduce infrastructure for support of switch chip datapath Date: Tue, 25 Mar 2014 18:08:41 -0400 Message-ID: <5331FE69.30505@mojatatu.com> References: <532AD5B3.6020205@mojatatu.com> <20140320124021.GA2946@minipsycho.orion> <532C2AC4.7080303@mojatatu.com> <20140322094852.GB2844@minipsycho.orion> <5330BAB7.3040501@mojatatu.com> <20140325173927.GE8102@hmsreliant.think-freely.org> <20140325194018.GG8102@hmsreliant.think-freely.org> <20140325213958.GE15723@casper.infradead.org> Mime-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Cc: Neil Horman , Jiri Pirko , netdev , David Miller , andy , dborkman , ogerlitz , jesse , pshelar , azhou , Ben Hutchings , Stephen Hemminger , jeffrey.t.kirsher@intel.com, vyasevic , Cong Wang , John Fastabend , Eric Dumazet , Scott Feldman , Lennert Buytenhek , Felix Fietkau To: tgraf , Florian Fainelli Return-path: Received: from mail-qc0-f174.google.com ([209.85.216.174]:36759 "EHLO mail-qc0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751849AbaCYWIp (ORCPT ); Tue, 25 Mar 2014 18:08:45 -0400 Received: by mail-qc0-f174.google.com with SMTP id c9so1550871qcz.5 for ; Tue, 25 Mar 2014 15:08:44 -0700 (PDT) In-Reply-To: <20140325213958.GE15723@casper.infradead.org> Sender: netdev-owner@vger.kernel.org List-ID: On 03/25/14 17:39, tgraf wrote: > On 03/25/14 at 01:00pm, Florian Fainelli wrote: > > I think all it takes is to correctly apply the existing separation > which is already available but not applied right now. > > We already have the L2/L3 separation in place: > > net_device vs in_device/inet6_dev/.... > > A pure L2 device that will never do L3 on the CPU would only > need to set a flag which we check before allocating a in_device > and therefore prevent from all the L3 configs to be exposed. I think we need much deeper discussion on the topic of other functions that may not be directly connected to netdevs (v4/6 forwarding, ACL, etc). In my opinion - if a chip knows how to do L3, then i have a choice to just send a FIB add via netlink and specify where it goes (hardware vs software or both). The bridge ports with underlying hardware FDB entries as an example already work this way (although i am not fond of the naming convention used). cheers, jamal