From: David Lechner <dlechner@baylibre.com>
To: "irving.ch.lin" <irving-ch.lin@mediatek.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Matthias Brugger <matthias.bgg@gmail.com>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>,
Richard Cochran <richardcochran@gmail.com>,
Bartosz Golaszewski <brgl@kernel.org>,
Chen-Yu Tsai <wenst@chromium.org>,
Miles Chen <miles.chen@mediatek.com>
Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-mediatek@lists.infradead.org, netdev@vger.kernel.org,
Project_Global_Chrome_Upstream_Group@mediatek.com,
Qiqi Wang <qiqi.wang@mediatek.com>,
sirius.wang@mediatek.com, vince-wl.liu@mediatek.com,
jh.hsu@mediatek.com
Subject: Re: [PATCH v5 05/18] clk: mediatek: Add MT8189 vlpckgen clock support
Date: Thu, 19 Feb 2026 15:27:24 -0600 [thread overview]
Message-ID: <5e6fbdcc-6a19-4d99-af5f-50ba8fa529bb@baylibre.com> (raw)
In-Reply-To: <b7fd3dfe-c141-4164-80c2-ddc1f79374f8@lechnology.com>
On 2/19/26 2:44 PM, David Lechner wrote:
> On 2/2/26 12:28 AM, irving.ch.lin wrote:
>> From: Irving-CH Lin <irving-ch.lin@mediatek.com>
>>
>> Add support for the MT8189 vlpckgen clock controller, which provides
>> muxes and dividers for clock selection in vlp domain for other IP blocks.
>>
>> Signed-off-by: Irving-CH Lin <irving-ch.lin@mediatek.com>
>> ---
>
>
>> +static const char * const vlp_aud_adc_parents[] = {
>> + "clk26m",
>> + "vowpll",
>> + "aud_adc_ext",
>
> I could not find a matching clock name for "aud_adc_ext" in any
> of the other clock drivers. Which clock is this (i.e. what is the
> macro name in mediatek,mt8189-clk.h)?
I was able to solve this one. It is a fixed clock. It seems to be
missing from the devicetree, so I will comment there instead.
>
>> + "osc_d10"
>> +};
>> +
next prev parent reply other threads:[~2026-02-19 21:27 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-02 6:28 [PATCH v5 00/18] Add support for MT8189 clock controller irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 01/18] dt-bindings: clock: Add MediaTek MT8189 clock irving.ch.lin
2026-02-03 22:07 ` David Lechner
2026-02-03 22:16 ` David Lechner
2026-02-05 9:20 ` Krzysztof Kozlowski
2026-02-02 6:28 ` [PATCH v5 02/18] clk: mediatek: clk-mux: Make sure bypass clk enabled while setting MFG rate irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 03/18] clk: mediatek: Add MT8189 apmixedsys clock support irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 04/18] clk: mediatek: Add MT8189 topckgen " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 05/18] clk: mediatek: Add MT8189 vlpckgen " irving.ch.lin
2026-02-19 20:44 ` David Lechner
2026-02-19 21:27 ` David Lechner [this message]
2026-02-19 20:49 ` David Lechner
2026-02-23 13:54 ` AngeloGioacchino Del Regno
2026-02-19 21:10 ` David Lechner
2026-02-23 13:54 ` AngeloGioacchino Del Regno
2026-02-02 6:28 ` [PATCH v5 06/18] clk: mediatek: Add MT8189 vlpcfg " irving.ch.lin
2026-02-19 18:40 ` David Lechner
2026-02-24 12:40 ` Louis-Alexis Eyraud
2026-02-02 6:28 ` [PATCH v5 07/18] clk: mediatek: Add MT8189 bus " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 08/18] clk: mediatek: Add MT8189 cam " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 09/18] clk: mediatek: Add MT8189 dbgao " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 10/18] clk: mediatek: Add MT8189 dvfsrc " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 11/18] clk: mediatek: Add MT8189 i2c " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 12/18] clk: mediatek: Add MT8189 img " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 13/18] clk: mediatek: Add MT8189 mdp " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 14/18] clk: mediatek: Add MT8189 mfg " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 15/18] clk: mediatek: Add MT8189 dispsys " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 16/18] clk: mediatek: Add MT8189 scp " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 17/18] clk: mediatek: Add MT8189 ufs " irving.ch.lin
2026-02-02 6:28 ` [PATCH v5 18/18] clk: mediatek: Add MT8189 vcodec " irving.ch.lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5e6fbdcc-6a19-4d99-af5f-50ba8fa529bb@baylibre.com \
--to=dlechner@baylibre.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=brgl@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=irving-ch.lin@mediatek.com \
--cc=jh.hsu@mediatek.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=miles.chen@mediatek.com \
--cc=mturquette@baylibre.com \
--cc=netdev@vger.kernel.org \
--cc=qiqi.wang@mediatek.com \
--cc=richardcochran@gmail.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=sirius.wang@mediatek.com \
--cc=vince-wl.liu@mediatek.com \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox