From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Diogo Ivo <diogo.ivo@siemens.com>,
danishanwar@ti.com, rogerq@kernel.org, davem@davemloft.net,
edumazet@google.com, kuba@kernel.org, pabeni@redhat.com,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
conor+dt@kernel.org, linux-arm-kernel@lists.infradead.org,
netdev@vger.kernel.org, devicetree@vger.kernel.org
Cc: Jan Kiszka <jan.kiszka@siemens.com>
Subject: Re: [RFC PATCH net-next 1/8] dt-bindings: net: Add support for AM65x SR1.0 in ICSSG
Date: Thu, 21 Dec 2023 10:32:37 +0100 [thread overview]
Message-ID: <5f64cd0d-3a64-41bf-ac12-3a73f7cc2dbf@linaro.org> (raw)
In-Reply-To: <20231219174548.3481-2-diogo.ivo@siemens.com>
On 19/12/2023 18:45, Diogo Ivo wrote:
> Silicon Revision 1.0 of the AM65x came with a slightly different ICSSG
> support: Only 2 PRUs per slice are available and instead 2 additional
> DMA channels are used for management purposes. We have no restrictions
> on specified PRUs, but the DMA channels need to be adjusted.
>
> Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
> Signed-off-by: Diogo Ivo <diogo.ivo@siemens.com>
> ---
> .../bindings/net/ti,icssg-prueth.yaml | 62 +++++++++++++------
> 1 file changed, 44 insertions(+), 18 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml b/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml
> index 229c8f32019f..fbe51731854a 100644
> --- a/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml
> +++ b/Documentation/devicetree/bindings/net/ti,icssg-prueth.yaml
> @@ -19,30 +19,15 @@ allOf:
> properties:
> compatible:
> enum:
> - - ti,am642-icssg-prueth # for AM64x SoC family
> - - ti,am654-icssg-prueth # for AM65x SoC family
> + - ti,am642-icssg-prueth # for AM64x SoC family
> + - ti,am654-icssg-prueth # for AM65x SoC family, SR2.x
> + - ti,am654-icssg-prueth-sr1 # for AM65x SoC family, SR1.0
sr1 is revision of am654, so it should be added to SoC name, not at the
end of binding.
>
> sram:
> $ref: /schemas/types.yaml#/definitions/phandle
> description:
> phandle to MSMC SRAM node
>
> - dmas:
> - maxItems: 10
Why are you removing top-level properties? They must stay here in widest
constrains.
> -
> - dma-names:
> - items:
> - - const: tx0-0
> - - const: tx0-1
> - - const: tx0-2
> - - const: tx0-3
> - - const: tx1-0
> - - const: tx1-1
> - - const: tx1-2
> - - const: tx1-3
> - - const: rx0
> - - const: rx1
Grow it and use minItems.
> -
> ti,mii-g-rt:
> $ref: /schemas/types.yaml#/definitions/phandle
> description:
> @@ -122,6 +107,47 @@ properties:
> - required:
> - port@1
>
Missing allOf and then it goes after required block.
> +if:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - ti,am654-icssg-prueth-sr1
> +then:
> + properties:
> + dmas:
minItems
> + maxItems: 12
> + dma-names:
> + items:
minItems instead
> + - const: tx0-0
> + - const: tx0-1
> + - const: tx0-2
> + - const: tx0-3
> + - const: tx1-0
> + - const: tx1-1
> + - const: tx1-2
> + - const: tx1-3
> + - const: rx0
> + - const: rx1
> + - const: rxmgm0
> + - const: rxmgm1
> +else:
> + properties:
> + dmas:
> + maxItems: 10
> + dma-names:
> + items:
maxItems instead
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-12-21 9:32 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-12-19 17:45 [RFC PATCH net-next 0/8] Add support for ICSSG-based Ethernet on SR1.0 devices Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 1/8] dt-bindings: net: Add support for AM65x SR1.0 in ICSSG Diogo Ivo
2023-12-21 9:32 ` Krzysztof Kozlowski [this message]
2023-12-21 12:27 ` Roger Quadros
2023-12-19 17:45 ` [RFC PATCH net-next 2/8] net: ti: icssg-config: add SR1.0-specific configuration bits Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 3/8] net: ti: icssg-prueth: " Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 4/8] net: ti: icssg-classifier: Add support for SR1.0 Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 5/8] net: ti: icssg-config: Add SR1.0 configuration functions Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 6/8] net: ti: icssg-ethtool: Adjust channel count for SR1.0 Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 7/8] net: ti: iccsg-prueth: Add necessary functions for SR1.0 support Diogo Ivo
2023-12-19 17:45 ` [RFC PATCH net-next 8/8] net: ti: icssg-prueth: Wire up support for SR1.0 Diogo Ivo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5f64cd0d-3a64-41bf-ac12-3a73f7cc2dbf@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=conor+dt@kernel.org \
--cc=danishanwar@ti.com \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=diogo.ivo@siemens.com \
--cc=edumazet@google.com \
--cc=jan.kiszka@siemens.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kuba@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=robh+dt@kernel.org \
--cc=rogerq@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).