messages from 2026-10-13 22:12:05 to 2026-10-13 23:04:47 UTC [more...]
[PATCH net v2 15/15] ice: Recalibrate PHY after settime64 on E825-C
2026-10-13 23:04 UTC (3+ messages)
[PATCH net-next v3 7/7] bnxt_en: Fix ring accounting and validation when rings are constrained
2026-10-13 23:01 UTC (2+ messages)
[PATCH net v2 14/15] ice: don't clear in_use until HW clears ready bitmap
2026-10-13 22:59 UTC (3+ messages)
[PATCH net-next v3 7/7] selftests/vsock: test the netns assign privilege checks
2026-10-13 22:52 UTC (2+ messages)
[PATCH net-next v3 6/7] selftests/vsock: test the guest vsock device network namespace
2026-10-13 22:51 UTC (2+ messages)
[PATCH net-next v3 5/7] vsock/virtio: support guest device network namespace
2026-10-13 22:51 UTC (2+ messages)
[PATCH net-next v3 4/7] vsock: add a netlink command to assign the g2h device to a netns
2026-10-13 22:51 UTC (2+ messages)
[PATCH net] net: bcmgenet: unshare the skb before writing the control block
2026-10-13 22:51 UTC (2+ messages)
[PATCH net v2 12/15] ice: keep Tx timestamp slots tracked until completion or timeout
2026-10-13 22:44 UTC (3+ messages)
[PATCH net-next v13 00/12] dpll: add SiTime SiT9531x DPLL clock driver
2026-10-13 22:41 UTC (13+ messages)
` [PATCH net-next v13 01/12] dt-bindings: vendor-prefixes: add SiTime Corporation
` [PATCH net-next v13 02/12] dt-bindings: dpll: add SiTime SiT95316 clock generator
` [PATCH net-next v13 03/12] dpll: add basic SiTime SiT9531x support
` [PATCH net-next v13 04/12] dpll: sit9531x: read DPLL types and pin properties from system firmware
` [PATCH net-next v13 06/12] dpll: sit9531x: implement input pin state on a DPLL
` [PATCH net-next v13 05/12] dpll: sit9531x: register DPLL devices and pins
` [PATCH net-next v13 08/12] dpll: sit9531x: add support to get and set frequency on pins
` [PATCH net-next v13 07/12] dpll: sit9531x: add support to get and set priority on input pins
` [PATCH net-next v13 10/12] dpll: sit9531x: add support to adjust output phase
` [PATCH net-next v13 09/12] dpll: sit9531x: implement output pin state on a DPLL
` [PATCH net-next v13 12/12] dpll: sit9531x: model the inter-PLL sync net as a pair of pins
` [PATCH net-next v13 11/12] dpll: sit9531x: add support to get phase offset on the connected input pin
[PATCH net v2 11/15] ice: wait for in-flight Tx timestamps before flushing the tracker
2026-10-13 22:39 UTC (3+ messages)
[PATCH net-next v12 00/12] dpll: add SiTime SiT9531x DPLL clock driver
2026-10-13 22:36 UTC (13+ messages)
` [PATCH net-next v12 03/12] dpll: add basic SiTime SiT9531x support
` [PATCH net-next v12 08/12] dpll: sit9531x: add support to get and set frequency on pins
` [PATCH net-next v12 10/12] dpll: sit9531x: add support to adjust output phase
` [PATCH net-next v12 09/12] dpll: sit9531x: implement output pin state on a DPLL
[PATCH net v2 10/15] ice: E825: perform a soft reset when starting the PHY timer
2026-10-13 22:32 UTC (3+ messages)
[PATCH net v2 09/15] ice: E825: clear PHY_REG_TX_MEMORY_STATUS prior to soft reset
2026-10-13 22:11 UTC (3+ messages)
page: | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox