From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from metis.whiteo.stw.pengutronix.de (metis.whiteo.stw.pengutronix.de [185.203.201.7]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 71FA833C0 for ; Fri, 1 Mar 2024 16:49:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.203.201.7 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709311751; cv=none; b=hffq2j1pWez8Wkbbx4/Um6lokwt8eYAsqPGDw7YXhzAwtPIR9kK/ecgO9hCnT1HLp0MB4z+wjFGJpcRiTDGhone8QzNOoLibJ5WA+qmvpwZrexT+VCR+JEB0nMT1y7HzJj/S515vthhwo9iqsYy2M8lZoPaC9vSETE8oSnOVZVA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709311751; c=relaxed/simple; bh=2U+NFf8VzBL7i5JecqNdGXv70qAxb5ESPa2lPEXW6Jw=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=t4737Rb9kRzHWj2S6amikGno5o9wA4Hxwomvsz/jdTqtGKRAXiyKuKfOGDpvM4RDElP9bIM5HIkSR8NTvYbzpgrkJRNZjbcGzhbBZVlxhzOpDlC+v45GgVB/SZyse9u7B9d+xeZbqqSmhBLcD7vSvEpA2XGJZQvkEuNU6luOetU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de; spf=pass smtp.mailfrom=pengutronix.de; arc=none smtp.client-ip=185.203.201.7 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pengutronix.de Received: from drehscheibe.grey.stw.pengutronix.de ([2a0a:edc0:0:c01:1d::a2]) by metis.whiteo.stw.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1rg63j-0005DY-Vp; Fri, 01 Mar 2024 17:48:32 +0100 Received: from [2a0a:edc0:2:b01:1d::c5] (helo=pty.whiteo.stw.pengutronix.de) by drehscheibe.grey.stw.pengutronix.de with esmtps (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1rg63i-003ofQ-4h; Fri, 01 Mar 2024 17:48:30 +0100 Received: from ore by pty.whiteo.stw.pengutronix.de with local (Exim 4.96) (envelope-from ) id 1rg63i-00F8ob-06; Fri, 01 Mar 2024 17:48:30 +0100 Date: Fri, 1 Mar 2024 17:48:30 +0100 From: Oleksij Rempel To: =?utf-8?B?S8O2cnk=?= Maincent Cc: "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jonathan Corbet , Luis Chamberlain , Russ Weight , Greg Kroah-Hartman , "Rafael J. Wysocki" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mark Brown , Frank Rowand , Andrew Lunn , Heiner Kallweit , Russell King , Thomas Petazzoni , netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, devicetree@vger.kernel.org, Dent Project Subject: Re: [PATCH net-next v5 10/17] net: pse-pd: Add support for PSE PIs Message-ID: References: <20240227-feature_poe-v5-0-28f0aa48246d@bootlin.com> <20240227-feature_poe-v5-10-28f0aa48246d@bootlin.com> <20240301171005.43188d02@kmaincent-XPS-13-7390> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20240301171005.43188d02@kmaincent-XPS-13-7390> X-Sent-From: Pengutronix Hildesheim X-URL: http://www.pengutronix.de/ X-Accept-Language: de,en X-Accept-Content-Type: text/plain X-SA-Exim-Connect-IP: 2a0a:edc0:0:c01:1d::a2 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.whiteo.stw.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: netdev@vger.kernel.org Hay Köry, On Fri, Mar 01, 2024 at 05:10:05PM +0100, Köry Maincent wrote: > Hello Oleskij, > > Thanks you for the review. I'll try to review more at weekend. > > > + /* Legacy OF description of PSE PIs */ > > > + pcdev->of_legacy = true; > > > > It is not "legacy" :) PoDL do not providing definition of PSE PI since there > > is only one pair. May be: single_pair, no_pse_pi or any other idea. > > You right it is not needed for PoDL. Maybe no_pse_pi is better according to the > following thoughts. > > Just wondering, how a pse controller that support PoE and PoDL simultaneously > would be exposed in the binding. In that case I suppose all the PIs (PoE and > PoDL) need to use the pse-pi subnode. Then the "alternative pinout" and > "polarity" parameter would not be requested for PoDL PIs. In case of hybrid device I would expect that we will have an 4 pair connector where only one pair will be used. In this case we will need to know what pair and polarity is supported or can be configured for PoDL. It will be full blown PSE PI node with PoDL specific extras. Don't worry about it right now. Regards, Oleksij -- Pengutronix e.K. | | Steuerwalder Str. 21 | http://www.pengutronix.de/ | 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 | Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |