From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9CDC3ED5B6 for ; Tue, 14 Jul 2026 07:11:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784013096; cv=none; b=l21FbH1+XYweqMxDhi5S3dynn8oa78mBHw+7Br+BbrKA4g1PPFjxZw05ZiyqWFXxAKEEFszw2mP1xqYKiI4+L5d9TAXNBU9xIUyEzTi8rOeYRS23bKN/Yzi8EAUbIGZsM6hTBjXQygrtAXFpHV+v3bxp+CjEgBTcoQr1UgocqlU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784013096; c=relaxed/simple; bh=coH8VC94/khLrpGYl34wxhGzd6kX96i3kKwq65dq3Go=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=IKIGI5MT8ewIamHdwCe7eAT/Y9pqGDjOGsN5QSqtaljDKJtWRha/j2MbJrZjx17oyKvrrL7wbDqDhlAvN863p+dR0BHaH/Dd4cLNk1JtNbVWg4vjOK947F4/NVeM6Hl+5tlNlnVFHp5qSxkIYNIcMlfBwTdqsH8sZQsbYhAcheM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=dJCfxaMG; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dJCfxaMG" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-493ec555a26so25449515e9.0 for ; Tue, 14 Jul 2026 00:11:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1784013090; x=1784617890; darn=vger.kernel.org; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:from:to:cc:subject :date:message-id:reply-to:content-type; bh=LZwJYLmaCN63FrHksr4D9gyqJ9UQ3ZjFepwTLBT+MyQ=; b=dJCfxaMGqNCJqPHbVgLWA/hi3TkJGZKcyjwXHE/m6i8L8iVd/Cxty5flV3LKYdsstu 9OolDHB/hJiyNCYjGWsdoNzTcYIns1cPsBP8WyDpX+g/zRHzHbdsq7biQMhl52NPKmEE QOtmF2Xo3t6MW0DbzwbOddzOdhvQEG9GMgLEeFZbNBLnqoP32B72TNAPiHAx3E8++QU7 NpEcT6ZhhmrS3Wd7Bign4MWfped67BJW++u3G3ddAILPJFGWKqfU4jEJqjoTwSC0Quoz bW/To/lm429juJFAGknIORTLflKE99m091k3xYK+k0Pk+LJu1v2jiuRTH6trIT8wxpdW vMOA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784013090; x=1784617890; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=LZwJYLmaCN63FrHksr4D9gyqJ9UQ3ZjFepwTLBT+MyQ=; b=Fqv6ZSdaS/vqwT+lZa8qT9V/D9ZRvTUQEM/ar0FZpt+rk1xA8RrKc5wgSXVhr82etW IxJoXdgao5FHNXnqozfYOsGGxrdt+zCtxuuMotVSWqBnjcjAnSmZiGJ2ANcZSUr8UZR9 7NISbTyt5Ib9gHvFBmEsFLWRVvMPdp5eIeDquvOt5EoCfALuaL2cVzzoog9+GmkXvq5t cjivGPN4tLemsCwIOgvMkNQWjwikiuMgus4Y5LVQ3VJh0Q4OGvHFuy1C8j2FQsXhcw3B T6IsfzLNhsFyicvx5POE1Xw3TKC1PhnQmwhHQsccL/v1anWgVUPRQIsEoRxEqIO3/sf9 eORw== X-Forwarded-Encrypted: i=1; AHgh+RoVLTNctVkv00dOiJjfMLVMBCICgVcgJhWiTOGPz81AC8CB5Tc+rUk+AoTR9okK70YQ/DSJVwQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxvaLOU+Xjpu0VM0pl1RGTZ/t31DwJoshmSGX2vAlVVBCeRJVls DnZNDPVaRPxZnKuq6HAMatVw8kdHCVyinrzoJGBRz/h+hoCSTG/CIJYunOkzxYxDRL4= X-Gm-Gg: AfdE7cn10q3g7vmFeZ9t7263z7gGrprHXjbys9xnN3xZOrTT/wionsq/inVC13zjNVE sDdBw85MBBeARrXybsV6zRXIvzkfNL0FPHWwK/HoXopVE6uGScGdjYNgPVy4jlokaD2cDcQ+145 dh5ITTo3rR/J9HolM3DV4whvUcRG3VIprfYZh10LvOSSENUIKOZs03jmqj5nSUdfaIoWhh0uZYe aQRAYJYhP5y4WVjryJSEhWS7RQm78VXUXYi0/jyooiy8htMd1YD5muEU5XI1t0mbvZxZTF2Ku7Q IhuqJ6Xi6TXBtI8WfNmZHVz5R+n8wzaM/eCmGLMP1ZPHRSyUGb8+rI1P6ItyZKqFMQSyNB1NbtS /hfZ7biKs5dpZ2msgIq1wMK1nZqjKibzopoi8He+3QJ1LCH7JZOsAMtv8lvIAKbFbQ82GUowaAE k57pQlZ6QWWhDKoMtdRrn2dQj8 X-Received: by 2002:a05:600c:4ed4:b0:493:e946:c0fb with SMTP id 5b1f17b1804b1-493f87804fcmr139236605e9.0.1784013090553; Tue, 14 Jul 2026 00:11:30 -0700 (PDT) Received: from linaro.org ([2a02:2454:ff24:7210:6c30:6cbd:7b12:2745]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49506a1fbcesm58016765e9.0.2026.07.14.00.11.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 00:11:30 -0700 (PDT) Date: Tue, 14 Jul 2026 09:11:24 +0200 From: Stephan Gerhold To: Vishnu Santhosh Cc: Stephan Gerhold , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Sergey Ryazanov , Johannes Berg , linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, chris.lew@oss.qualcomm.com, Deepak Kumar Singh Subject: Re: [PATCH 1/2] dt-bindings: net: qcom,bam-dmux: Add qcom,shikra-bam-dmux compatible Message-ID: References: <20260714-qcom-bam-dmux-vmid-ext-v1-0-3f29da7cca76@oss.qualcomm.com> <20260714-qcom-bam-dmux-vmid-ext-v1-1-3f29da7cca76@oss.qualcomm.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20260714-qcom-bam-dmux-vmid-ext-v1-1-3f29da7cca76@oss.qualcomm.com> On Tue, Jul 14, 2026 at 11:02:31AM +0530, Vishnu Santhosh wrote: > On platforms where the modem DMAs into the BAM-DMUX RX data buffers and > the XPU enforces per-region access control, each individually > DMA-mapped RX buffer consumes an XPU resource group. With only ~16 > groups available, the per-buffer mappings exhaust the table and inbound > transfers fault. > > Add qcom,shikra-bam-dmux as an additional compatible for the Shikra SoC, > paired with the generic qcom,bam-dmux fallback, so the driver can match > on it via its of_device_id table. > > Co-developed-by: Deepak Kumar Singh > Signed-off-by: Deepak Kumar Singh > Signed-off-by: Vishnu Santhosh IMHO (the DT maintainers might disagree) this is not a different BAM DMUX hardware block on Shikra, just a different firmware configuration. I'm sure the existing SoCs also have those XPU blocks, they just don't make use of it. Personally, I would rather describe this with an optional "qcom,vmid" property similar to your bam-dma patch, allowed for all SoCs. Thanks, Stephan