From: Devi Priya <quic_devipriy@quicinc.com>
To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
<agross@kernel.org>, <andersson@kernel.org>,
<konrad.dybcio@linaro.org>, <mturquette@baylibre.com>,
<sboyd@kernel.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
<catalin.marinas@arm.com>, <will@kernel.org>,
<p.zabel@pengutronix.de>, <richardcochran@gmail.com>,
<arnd@arndb.de>, <geert+renesas@glider.be>,
<neil.armstrong@linaro.org>, <nfraprado@collabora.com>,
<rafal@milecki.pl>, <linux-arm-msm@vger.kernel.org>,
<linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>, <netdev@vger.kernel.org>
Cc: <quic_saahtoma@quicinc.com>
Subject: Re: [PATCH 3/6] dt-bindings: clock: Add ipq9574 NSSCC clock and reset definitions
Date: Mon, 17 Jul 2023 11:40:55 +0530 [thread overview]
Message-ID: <d05dc42c-1d22-6d95-0b59-501c085945e8@quicinc.com> (raw)
In-Reply-To: <5f16f5c0-c63e-9e16-b55d-ac90977bc863@linaro.org>
On 7/11/2023 3:24 PM, Krzysztof Kozlowski wrote:
> On 11/07/2023 11:35, Devi Priya wrote:
>> Add NSSCC clock and reset definitions for ipq9574.
>>
>> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com>
>> ---
>> .../bindings/clock/qcom,ipq9574-nsscc.yaml | 76 +++++++++
>> .../dt-bindings/clock/qcom,ipq9574-nsscc.h | 152 ++++++++++++++++++
>> .../dt-bindings/reset/qcom,ipq9574-nsscc.h | 134 +++++++++++++++
>> 3 files changed, 362 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml
>> create mode 100644 include/dt-bindings/clock/qcom,ipq9574-nsscc.h
>> create mode 100644 include/dt-bindings/reset/qcom,ipq9574-nsscc.h
>>
>> diff --git a/Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml b/Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml
>> new file mode 100644
>> index 000000000000..1e8754760785
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/clock/qcom,ipq9574-nsscc.yaml
>> @@ -0,0 +1,76 @@
>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/clock/qcom,ipq9574-nsscc.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Qualcomm Networking Sub System Clock & Reset Controller on IPQ9574
>> +
>> +maintainers:
>> + - Bjorn Andersson <andersson@kernel.org>
>> + - Anusha Rao <quic_anusha@quicinc.com>
>> +
>> +description: |
>> + Qualcomm networking sub system clock control module provides the clocks,
>> + resets and power domains on IPQ9574
>> +
>> + See also::
>> + include/dt-bindings/clock/qcom,ipq9574-nsscc.h
>> + include/dt-bindings/reset/qcom,ipq9574-nsscc.h
>> +
>
> Reference gcc.yaml and drop all duplicated properties.
Sure, okay
Thanks,
Devi Priya
>
>
> Best regards,
> Krzysztof
>
next prev parent reply other threads:[~2023-07-17 6:11 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-11 9:35 [PATCH 0/6] Add NSS clock controller support for IPQ9574 Devi Priya
2023-07-11 9:35 ` [PATCH 1/6] clk: qcom: clk-alpha-pll: Add NSS HUAYRA ALPHA PLL support for ipq9574 Devi Priya
2023-07-11 10:46 ` Dmitry Baryshkov
2023-07-11 9:35 ` [PATCH 2/6] clk: qcom: gcc-ipq9574: Mark nssnoc clocks as critical Devi Priya
2023-07-11 10:25 ` Dmitry Baryshkov
2023-08-24 5:24 ` Devi Priya
2023-07-11 9:35 ` [PATCH 3/6] dt-bindings: clock: Add ipq9574 NSSCC clock and reset definitions Devi Priya
2023-07-11 9:54 ` Krzysztof Kozlowski
2023-07-17 6:10 ` Devi Priya [this message]
2023-08-24 5:18 ` Kathiravan T
2023-08-24 5:23 ` Devi Priya
2023-08-24 8:47 ` Konrad Dybcio
2023-08-25 8:56 ` Devi Priya
2023-07-11 9:35 ` [PATCH 4/6] clk: qcom: Add NSS clock Controller driver for IPQ9574 Devi Priya
2023-07-11 9:56 ` Krzysztof Kozlowski
2023-07-18 9:12 ` Devi Priya
2023-07-11 10:50 ` Dmitry Baryshkov
2023-07-18 9:13 ` Devi Priya
2023-07-13 5:37 ` Simon Horman
2023-07-17 6:36 ` Devi Priya
2023-07-11 9:35 ` [PATCH 5/6] arm64: dts: qcom: ipq9574: Add support for nsscc node Devi Priya
2023-07-11 9:57 ` Krzysztof Kozlowski
2023-08-24 5:25 ` Devi Priya
2023-07-11 9:35 ` [PATCH 6/6] arm64: defconfig: Build NSS Clock Controller driver for IPQ9574 Devi Priya
2023-07-11 10:48 ` Dmitry Baryshkov
2023-08-24 5:25 ` Devi Priya
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d05dc42c-1d22-6d95-0b59-501c085945e8@quicinc.com \
--to=quic_devipriy@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=arnd@arndb.de \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=neil.armstrong@linaro.org \
--cc=netdev@vger.kernel.org \
--cc=nfraprado@collabora.com \
--cc=p.zabel@pengutronix.de \
--cc=quic_saahtoma@quicinc.com \
--cc=rafal@milecki.pl \
--cc=richardcochran@gmail.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).