From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5040040759C for ; Wed, 21 Jan 2026 16:15:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769012124; cv=none; b=cxeR5xpVimjHopeVCwn4UQ3jkvHesm1q4LOwEzN+Ed3owqvwh50J0oNmWoDqcpQaByi24WcPYIcOkIQRM+A6V2t0nSXas3P/mGMvCxmeWAIPIP6SRHn0fiBoAhD3z3tcZllrH8YQS4imvaeLuOAF5y+yWGqu4Af8R9rjELimg9Y= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769012124; c=relaxed/simple; bh=3CfPFqXWtNfBKbXN9UO1Ea/OsaKoaBZmFse5kGZlREU=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=aBsuIpKkotqBdFwfbaZv1Bu7lVOcnYerPfs3jv+60q63lO/3mM0jd+GqIQEwoQBhZIvrvLBCdWrEbbPNYksQaEz7trjnTq/vTCoUUQdfkxNxs4DeD8V09eqfp3VdvXhwHshHi36ICzIR9JNDxitIFxBgcgpaE6VdpTueQp77YU8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=VrGD8MaJ; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="VrGD8MaJ" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-4359108fd24so1237318f8f.2 for ; Wed, 21 Jan 2026 08:15:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1769012111; x=1769616911; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:autocrypt:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:from:to:cc:subject:date:message-id:reply-to; bh=jwSOT/yQWEA+mh+MAPkTqG/wbQ6a0oX9ZNNu12ekmpY=; b=VrGD8MaJzWMzJg9VM2qxBEwIlQ5wl3402DPxMC+BkSvoKQaFCtUKsRzyoVHHDkEdPk Ywqc4gTjlHm5zniFfDcCMqJkLDoz9b90G3AoBxy4eCGlmX5a/NrijRyDvDE+SDpVswxo iJ/Moeqfzs/PPM+db2LV5MGZiyMXMUChwk/qwR6HhoPi+aanZe/b6nwiRVPHTZ70HiMH P77g9Rkoo05mKdH7lf8ILcqX7qPMv+lxcH8UqPqDLIgDAddiypVDi5AOlF0aPQqZht2s asQDdzcWH9gIDPnsqbzVTQ4FAAp/iRk+MBC1erFnsNEewIeDsGgquMcSzXwyuVvMwlwh a1qQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769012111; x=1769616911; h=content-transfer-encoding:in-reply-to:autocrypt:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=jwSOT/yQWEA+mh+MAPkTqG/wbQ6a0oX9ZNNu12ekmpY=; b=B7dgA5Tl+xQc5wRvBIhsgVTaD/yDl4sh2bf8vANKOmLsd/309a+SHZPORSxMj+rf27 4eeKbNsr21pMZIpYHqMmN7L4g0d1/OciIw7+f/mE/Pmd5tehTBB1dxhx+rNJAoDyLmy0 sgSfzoOZRa9apkXaAhW/9R9ePe+WEkG91lz+3qTHQ524+faCKrU8hgWChxh2NsvbcBTY g/d4V5glIJar8+xQPyJEZHBT5icIRY5MyenN3RnjItXvFzoWec0Y2olmkT15VLw4j0lK FUAGTQnJScJ0/NnSEuEJE9WgUxVKCZdw2cg/v7codHz05tFjc8CutMzp+4pmH21zY5ES xkMw== X-Gm-Message-State: AOJu0YwOF08y9nEz7l0fTDlx6SIuMBre9k83hWFMd7LYIgGadw9Uma1I SA08rPzhzBPcclY1JCbmvRRZpiyj3t3hxYpPmWE5/T2rFsI1FOAm20ZOWx0Hn7G1rZc= X-Gm-Gg: AZuq6aIFLHZlHc9RnyNVfQPBro6/0CP2OpcuE2sFfvo1hEVdIzOAvueAlskLN7w74ud OoO/RNv+v3vY2NrUP9CBI5QwF4rNaT292p4mSNX3hXAT2hR9VOgHVqZLH5Pqo8gMc2bDY18bYty b33bd+Y5GPz3UCy1dh7aXLkQYxpu0OSTiC0n5kEYhj4WK+a4xJ0oH2KgLFyxZfgJ1fDLZSLEnnS 6EAXtc1bbME9HVZUIf9pRvtj+S/2P6dvh1UHFfBr5fi8h8ypl+apeYYAtlJ8UMYeXxjP0huPxe1 7985hh5dUnQULeBKrp3Xv6AIsOTGkXgGg8sjLW7Rp4H7tJ+Aq+3qVJeGi+KzDxy4mw3Ve51P654 4N9K6bxPVZGH8Cm1UgSB2fPcSWiCWwCBdYOFroqzPv02TUi8v3YvFB1oNE5txH/sVXdNYlpMVso WvaqDG+zYfKBIWG1Z4MWM0IbzrEG2Bv5jIC8x6gAKlOpD84yP6n6+zqg== X-Received: by 2002:a5d:5848:0:b0:432:a9d9:b674 with SMTP id ffacd0b85a97d-43569bd4899mr24188248f8f.63.1769012110431; Wed, 21 Jan 2026 08:15:10 -0800 (PST) Received: from [192.168.0.29] (static-95-59-231-77.ipcom.comunitel.net. [77.231.59.95]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43595e0a705sm9859116f8f.14.2026.01.21.08.15.09 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 21 Jan 2026 08:15:10 -0800 (PST) Message-ID: Date: Wed, 21 Jan 2026 17:15:08 +0100 Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH RFC v2 3/4] arm64: dts: s32: set Ethernet channel irqs To: jan.petrous@oss.nxp.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Maxime Coquelin , Alexandre Torgue , Chester Lin , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: netdev@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, devicetree@vger.kernel.org References: <20260121-dwmac_multi_irq-v2-0-3b829230d071@oss.nxp.com> <20260121-dwmac_multi_irq-v2-3-3b829230d071@oss.nxp.com> Content-Language: en-US, ca-ES, es-ES From: Matthias Brugger Autocrypt: addr=mbrugger@suse.com; keydata= xsFNBFP1zgUBEAC21D6hk7//0kOmsUrE3eZ55kjc9DmFPKIz6l4NggqwQjBNRHIMh04BbCMY fL3eT7ZsYV5nur7zctmJ+vbszoOASXUpfq8M+S5hU2w7sBaVk5rpH9yW8CUWz2+ZpQXPJcFa OhLZuSKB1F5JcvLbETRjNzNU7B3TdS2+zkgQQdEyt7Ij2HXGLJ2w+yG2GuR9/iyCJRf10Okq gTh//XESJZ8S6KlOWbLXRE+yfkKDXQx2Jr1XuVvM3zPqH5FMg8reRVFsQ+vI0b+OlyekT/Xe 0Hwvqkev95GG6x7yseJwI+2ydDH6M5O7fPKFW5mzAdDE2g/K9B4e2tYK6/rA7Fq4cqiAw1+u EgO44+eFgv082xtBez5WNkGn18vtw0LW3ESmKh19u6kEGoi0WZwslCNaGFrS4M7OH+aOJeqK fx5dIv2CEbxc6xnHY7dwkcHikTA4QdbdFeUSuj4YhIZ+0QlDVtS1QEXyvZbZky7ur9rHkZvP ZqlUsLJ2nOqsmahMTIQ8Mgx9SLEShWqD4kOF4zNfPJsgEMB49KbS2o9jxbGB+JKupjNddfxZ HlH1KF8QwCMZEYaTNogrVazuEJzx6JdRpR3sFda/0x5qjTadwIW6Cl9tkqe2h391dOGX1eOA 1ntn9O/39KqSrWNGvm+1raHK+Ev1yPtn0Wxn+0oy1tl67TxUjQARAQABzSRNYXR0aGlhcyBC cnVnZ2VyIDxtYnJ1Z2dlckBzdXNlLmNvbT7CwXgEEwECACIFAlV6iM0CGwMGCwkIBwMCBhUI AgkKCwQWAgMBAh4BAheAAAoJENkUC7JWEwLx6isQAIMGBgJnFWovDS7ClZtjz1LgoY8skcMU ghUZY4Z/rwwPqmMPbY8KYDdOFA+kMTEiAHOR+IyOVe2+HlMrXv/qYH4pRoxQKm8H9FbdZXgL bG8IPlBu80ZSOwWjVH+tG62KHW4RzssVrgXEFR1ZPTdbfN+9Gtf7kKxcGxWnurRJFzBEZi4s RfTSulQKqTxJ/sewOb/0kfGOJYPAt/QN5SUaWa6ILa5QFg8bLAj6bZ81CDStswDt/zJmAWp0 08NOnhrZaTQdRU7mTMddUph5YVNXEXd3ThOl8PetTyoSCt04PPTDDmyeMgB5C3INLo1AXhEp NTdu+okvD56MqCxgMfexXiqYOkEWs/wv4LWC8V8EI3Z+DQ0YuoymI5MFPsW39aPmmBhSiacx diC+7cQVQRwBR6Oz/k9oLc+0/15mc+XlbvyYfscGWs6CEeidDQyNKE/yX75KjLUSvOXYV4d4 UdaNrSoEcK/5XlW5IJNM9yae6ZOL8vZrs5u1+/w7pAlCDAAokz/As0vZ7xWiePrI+kTzuOt5 psfJOdEoMKQWWFGd/9olX5ZAyh9iXk9TQprGUOaX6sFjDrsTRycmmD9i4PdQTawObEEiAfzx 1m2MwiDs2nppsRr7qwAjyRhCq2TOAh0EDRNgYaSlbIXX/zp38FpK/9DMbtH14vVvG6FXog75 HBoOzsFNBF3VOUgBEACbvyZOfLjgfB0hg0rhlAfpTmnFwm1TjkssGZKvgMr/t6v1yGm8nmmD MIa4jblx41MSDkUKFhyB80wqrAIB6SRX0h6DOLpQrjjxbV46nxB5ANLqwektI57yenr/O+ZS +GIuiSTu1kGEbP5ezmpCYk9dxqDsAyJ+4Rx/zxlKkKGZQHdZ+UlXYOnEXexKifkTDaLne6Zc up1EgkTDVmzam4MloyrA/fAjIx2t90gfVkEEkMhZX/nc/naYq1hDQqGN778CiWkqX3qimLqj 1UsZ6qSl6qsozZxvVuOjlmafiVeXo28lEf9lPrzMG04pS3CFKU4HZsTwgOidBkI5ijbDSimI CDJ+luKPy6IjuyIETptbHZ9CmyaLgmtkGaENPqf+5iV4ZbQNFxmYTZSN56Q9ZS6Y3XeNpVm6 FOFXrlKeFTTlyFlPy9TWcBMDCKsxV5eB5kYvDGGxx26Tec1vlVKxX3kQz8o62KWsfr1kvpeu fDzx/rFpoY91XJSKAFNZz99xa7DX6eQYkM2qN9K8HuJ7XXhHTxDbxpi3wsIlFdgzVa5iWhNw iFFJdSiEaAeaHu6yXjr39FrkIVoyFPfIJVyK4d1mHe77H47WxFw6FoVbcGTEoTL6e3HDwntn OGAU6CLYcaQ4aAz1HTcDrLBzSw/BuCSAXscIuKuyE/ZT+rFbLcLwOQARAQABwsF2BBgBCAAg FiEE5rmSGMDywyUcLDoX2RQLslYTAvEFAl3VOUgCGwwACgkQ2RQLslYTAvG11w/+Mcn28jxp 0WLUdChZQoJBtl1nlkkdrIUojNT2RkT8UfPPMwNlgWBwJOzaSZRXIaWhK1elnRa10IwwHfWM GhB7nH0u0gIcSKnSKs1ebzRazI8IQdTfDH3VCQ6YMl+2bpPz4XeWqGVzcLAkamg9jsBWV6/N c0l8BNlHT5iH02E43lbDgCOxme2pArETyuuJ4tF36F7ntl1Eq1FE0Ypk5LjB602Gh2N+eOGv hnbkECywPmr7Hi5o7yh8bFOM52tKdGG+HM8KCY/sEpFRkDTA28XGNugjDyttOI4UZvURuvO6 quuvdYW4rgLVgAXgLJdQEvpnUu2j/+LjjOJBQr12ICB8T/waFc/QmUzBFQGVc20SsmAi1H9c C4XB87oE4jjc/X1jASy7JCr6u5tbZa+tZjYGPZ1cMApTFLhO4tR/a/9v1Fy3fqWPNs3F4Ra3 5irgg5jpAecT7DjFUCR/CNP5W6nywKn7MUm/19VSmj9uN484vg8w/XL49iung+Y+ZHCiSUGn LV6nybxdRG/jp8ZQdQQixPA9azZDzuTu+NjKtzIA5qtfZfmm8xC+kAwAMZ/ZnfCsKwN0bbnD YfO3B5Q131ASmu0kbwY03Mw4PhxDzZNrt4a89Y95dq5YkMtVH2Me1ZP063cFCCYCkvEAK/C8 PVrr2NoUqi/bxI8fFQJD1jVj8K0= In-Reply-To: <20260121-dwmac_multi_irq-v2-3-3b829230d071@oss.nxp.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 21/01/2026 15:23, Jan Petrous via B4 Relay wrote: > From: "Jan Petrous (OSS)" > > The GMAC Ethernet controller found on S32G2/S32G3 and S32R45 > contains up to 5 RX and 5 TX channels. > It can operate in two interrupt modes: > > 1) Sharing IRQ mode: only MAC IRQ line is used > for all channels. > > 2) Multiple IRQ mode: every channel uses two IRQ lines, > one for RX and second for TX. > > Specify all IRQ twins for all channels. > > Signed-off-by: Jan Petrous (OSS) Reviewed-by: Matthias Brugger > --- > arch/arm64/boot/dts/freescale/s32g2.dtsi | 26 +++++++++++++++++++++++--- > arch/arm64/boot/dts/freescale/s32g3.dtsi | 26 +++++++++++++++++++++++--- > 2 files changed, 46 insertions(+), 6 deletions(-) > > diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts/freescale/s32g2.dtsi > index 51d00dac12de..5a553d503137 100644 > --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi > +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi > @@ -3,7 +3,7 @@ > * NXP S32G2 SoC family > * > * Copyright (c) 2021 SUSE LLC > - * Copyright 2017-2021, 2024-2025 NXP > + * Copyright 2017-2021, 2024-2026 NXP > */ > > #include > @@ -732,8 +732,28 @@ gmac0: ethernet@4033c000 { > reg = <0x4033c000 0x2000>, /* gmac IP */ > <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ > interrupt-parent = <&gic>; > - interrupts = ; > - interrupt-names = "macirq"; > + interrupts = , > + /* CHN 0: tx, rx */ > + , > + , > + /* CHN 1: tx, rx */ > + , > + , > + /* CHN 2: tx, rx */ > + , > + , > + /* CHN 3: tx, rx */ > + , > + , > + /* CHN 4: tx, rx */ > + , > + ; > + interrupt-names = "macirq", > + "tx-queue-0", "rx-queue-0", > + "tx-queue-1", "rx-queue-1", > + "tx-queue-2", "rx-queue-2", > + "tx-queue-3", "rx-queue-3", > + "tx-queue-4", "rx-queue-4"; > snps,mtl-rx-config = <&mtl_rx_setup>; > snps,mtl-tx-config = <&mtl_tx_setup>; > status = "disabled"; > diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts/freescale/s32g3.dtsi > index eff7673e7f34..e1f248d3aedb 100644 > --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi > +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi > @@ -1,6 +1,6 @@ > // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) > /* > - * Copyright 2021-2025 NXP > + * Copyright 2021-2026 NXP > * > * Authors: Ghennadi Procopciuc > * Ciprian Costea > @@ -809,8 +809,28 @@ gmac0: ethernet@4033c000 { > reg = <0x4033c000 0x2000>, /* gmac IP */ > <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ > interrupt-parent = <&gic>; > - interrupts = ; > - interrupt-names = "macirq"; > + interrupts = , > + /* CHN 0: tx, rx */ > + , > + , > + /* CHN 1: tx, rx */ > + , > + , > + /* CHN 2: tx, rx */ > + , > + , > + /* CHN 3: tx, rx */ > + , > + , > + /* CHN 4: tx, rx */ > + , > + ; > + interrupt-names = "macirq", > + "tx-queue-0", "rx-queue-0", > + "tx-queue-1", "rx-queue-1", > + "tx-queue-2", "rx-queue-2", > + "tx-queue-3", "rx-queue-3", > + "tx-queue-4", "rx-queue-4"; > snps,mtl-rx-config = <&mtl_rx_setup>; > snps,mtl-tx-config = <&mtl_tx_setup>; > status = "disabled"; >