From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9FF99CD8CB9 for ; Wed, 10 Jun 2026 16:09:15 +0000 (UTC) Received: from boromir.ozlabs.org (localhost [127.0.0.1]) by lists.ozlabs.org (Postfix) with ESMTP id 4gb9gQ2NTGz3brB; Thu, 11 Jun 2026 02:08:34 +1000 (AEST) Authentication-Results: lists.ozlabs.org; arc=none smtp.remote-ip="2a00:1450:4864:20::62c" ARC-Seal: i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1781107714; cv=none; b=hgledwnGMZ0B7EUJjYCm8kcWphDMPniFGgLvxqEXfFvmY4YVYTqZhMx7ztKl6c8+N+6Ojnr9NPn4FNGnznIs0Co/Eir8eDlT0ptZ7Ifz002gwdIQPnlhhfPGek38GpJCwJXRIXZG7vdpyy3brqi0vzVjPiC2kl+3Jz7ghLMBqg4mFAKhL8Xn+oneVqkfrBUWiDyLoTeEHu4Rynq/QDmuUF1bfgXPeOLNw8UVZQyRe5GIpricHoq4lIvVWwxenJmp+8WTsMIrWzUrGWiFIoMPs6o19oxyUcl9IZ7ypHtDhSF9GJ8xFho7MZOcXOgt1aDboCLQQ76bXv7Jw3ag9vg6HA== ARC-Message-Signature: i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1781107714; c=relaxed/relaxed; bh=UTXGHU/oEkz1moSyTioSxdal8lLGUBzZP39XpVBmETQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=P3o0fQYKDeiZ9FM+bHCVh/lN8L1Td2B1y8fr5b3Gp8pzJO1cPllyEbFSF3uGkylghJpeEf9MkyHVZiNAz3rdkhJbZaID1EafdoT4iXYLjciLe011EUfZcZ3uJKmGFbR54tm5jsg8Qqgf0dnvaoON5qXBNbQ3mS+YdGQJqaik8vp1/0v8st8RU67V5y770b9eDJI/E8TSHeANglNzsny5kPPws0AqAY3eVe5/2vIgcDdUltkjPou60WdKVISmswqpAMsIx4mzAM/TiU78KZTOxq+bqhT5FFBEJ6YGk436ZeCLHW8k/V0QUnJe5134YMORmfW5l++nybAgIiNKaWwEHg== ARC-Authentication-Results: i=1; lists.ozlabs.org; dmarc=pass (p=none dis=none) header.from=gmail.com; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20251104 header.b=oCO6JFSl; dkim-atps=neutral; spf=pass (client-ip=2a00:1450:4864:20::62c; helo=mail-ej1-x62c.google.com; envelope-from=tmaimon77@gmail.com; receiver=lists.ozlabs.org) smtp.mailfrom=gmail.com Authentication-Results: lists.ozlabs.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20251104 header.b=oCO6JFSl; dkim-atps=neutral Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gmail.com (client-ip=2a00:1450:4864:20::62c; helo=mail-ej1-x62c.google.com; envelope-from=tmaimon77@gmail.com; receiver=lists.ozlabs.org) Received: from mail-ej1-x62c.google.com (mail-ej1-x62c.google.com [IPv6:2a00:1450:4864:20::62c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4gb9gN6yFXz3bqs for ; Thu, 11 Jun 2026 02:08:32 +1000 (AEST) Received: by mail-ej1-x62c.google.com with SMTP id a640c23a62f3a-befee9e5ef7so837160266b.0 for ; Wed, 10 Jun 2026 09:08:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781107709; x=1781712509; darn=lists.ozlabs.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UTXGHU/oEkz1moSyTioSxdal8lLGUBzZP39XpVBmETQ=; b=oCO6JFSlwvcKamskoWLpSQEIgSKe5WicNQxWM/BDkBdHwQGB0vf6MxxKfs2rGbIger JjSCp8M2TW+IcooLg+k76ZGoVMmWiw6ipK9Ro7d89xu4pry7Cy5qK5k0wWt+JMLk0+5V ff23lIXAR/r6URw7RupYjVx9Fvr1urLlNAdINpCKmpGQdpYhWHgtzvVdW0t25UwPKBM+ wihMofzk4Q7UjLTP9oLlk1W87tO0c7oaCbOj5+CbkhQ1B9aXQHqXHh2fUJHhQVVhqR2t 3923NfpZ44aLWN3/MU0fMWS3JYvxZbPyql1snf6BCdc0Q67Z51Lr+yTUfxQtz2wMFRcf DHDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781107709; x=1781712509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=UTXGHU/oEkz1moSyTioSxdal8lLGUBzZP39XpVBmETQ=; b=fUJb+AaLrTg2v6aIbABkmmKgGedvtBcGE/PE/7JV8eyhmQ+B4tSueXmCn0VK7ztY5K SxJSC3kYERd5Me8FXpeLX5k9fymVdAHCOckh3GzdSt0dtghMBhVF9eUH0GNDQeAL7gRT W7xM1m/lHKxy2qI7UhO6Giq5GBvyPtbMd4CsuwVikW4B1/6KmaLmMPA/ooCIpXxyusr/ Mub/XsIbM+IKv7fVHor0gVSdYHkb1GdWPWRXXhKV8Wc8UzGMhAKc4ZLbwC5i2wIcr+Ks 5YlLuJ3PMi6vY49Qx/uMg+dKwTqWAehENshjySg/w4rIm4YoomOdN1LiGr2ABpk9eNoI wRJw== X-Gm-Message-State: AOJu0YxOdn6bLk6haJybgBMGSVQ1ACspvLeZ1v5t4utAypOGq4qjxVOX fNlPnoAD4XD5CFWrlPB2TIn0jCvQhOgIdkFsXbo3yjATeaql6WoDPNj3 X-Gm-Gg: Acq92OEfboOy17lvIbHvVQtUE9FqpfcTsE9HLPnSwEwe+aF55WZ7LLjMVCqY7CACdJG d82dPPGz9nfczpdfjQ3Z9thJTLboS94XBiEnJ1x8n87NBK0aWCzO5lyJ0X9DSbtsKuIhhMul3Pq FerBlZZP7z/2we33PTuNWI2WS0DBdB9oIkDnYb6VJUp1yeal56JjM7YD1YaWm6dJr1McGywOs/0 kcPHUrkzO20A8TNHNpYCs+qn8ZHdOYoUP8V5E9MQaQa8As9RavuidFD8OfnwRPxNICUMj8+EEgV 7BKOVK9dTabwQ3w1MQ6qE8tR0WqZhpS8g+UkUPmHGxX9WYmUbUQ7OrGCR4FUJdUsIWgaeUVX5sn fe3YSGPYALFiGxC4xH6xWrb+uynxvWnOBK5RMDn2oAieaQMZrVdJmPF+wIry2Zq6s2iM9inFnya ZaFVsbVqNuZpIWcIgidaolHXf6NobssfJ7VqmtkfAF+9nt X-Received: by 2002:a17:907:9689:b0:be2:9d25:3da0 with SMTP id a640c23a62f3a-bf37234b5b5mr1414865066b.25.1781107709391; Wed, 10 Jun 2026 09:08:29 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bf055305d40sm1188524466b.45.2026.06.10.09.08.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 09:08:29 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com Subject: [PATCH v4 3/3] arm64: dts: nuvoton: npcm845-evb: Add peripheral nodes Date: Wed, 10 Jun 2026 19:08:16 +0300 Message-Id: <20260610160816.2828713-4-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260610160816.2828713-1-tmaimon77@gmail.com> References: <20260610160816.2828713-1-tmaimon77@gmail.com> X-Mailing-List: openbmc@lists.ozlabs.org List-Id: List-Help: List-Owner: List-Post: List-Subscribe: , , List-Unsubscribe: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Enable peripheral support for the NPCM845 evaluation board by wiring up the SoC controller nodes to the board design. Add board aliases, GPIO-backed MDIO buses for the external PHYs, a reserved-memory region for TIP firmware, and flash partitions for the FIU boot flash. Enable the Ethernet MACs, MMC controller, FIU controllers, USB device controllers, ADC, RNG, PWM/FAN controller, I2C buses, and PECI interface with the board-specific pinctrl and PHY connections they require. Signed-off-by: Tomer Maimon --- .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 413 ++++++++++++++++++ 1 file changed, 413 insertions(+) diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts index 5edf5d13342d..ea92888d9b9e 100644 --- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts +++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts @@ -10,6 +10,42 @@ / { aliases { serial0 = &serial0; + ethernet1 = &gmac1; + ethernet2 = &gmac2; + ethernet3 = &gmac3; + mdio-gpio0 = &mdio0; + mdio-gpio1 = &mdio1; + fiu0 = &fiu0; + fiu1 = &fiu3; + fiu2 = &fiux; + fiu3 = &fiu1; + i2c0 = &i2c0; + i2c1 = &i2c1; + i2c2 = &i2c2; + i2c3 = &i2c3; + i2c4 = &i2c4; + i2c5 = &i2c5; + i2c6 = &i2c6; + i2c7 = &i2c7; + i2c8 = &i2c8; + i2c9 = &i2c9; + i2c10 = &i2c10; + i2c11 = &i2c11; + i2c12 = &i2c12; + i2c13 = &i2c13; + i2c14 = &i2c14; + i2c15 = &i2c15; + i2c16 = &i2c16; + i2c17 = &i2c17; + i2c18 = &i2c18; + i2c19 = &i2c19; + i2c20 = &i2c20; + i2c21 = &i2c21; + i2c22 = &i2c22; + i2c23 = &i2c23; + i2c24 = &i2c24; + i2c25 = &i2c25; + i2c26 = &i2c26; }; chosen { @@ -26,12 +62,389 @@ refclk: refclk-25mhz { clock-frequency = <25000000>; #clock-cells = <0>; }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + tip_reserved: tip@0 { + reg = <0x0 0x0 0x0 0x6200000>; + }; + }; + + mdio0: mdio-0 { + compatible = "virtual,mdio-gpio"; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 25 GPIO_ACTIVE_HIGH>, + <&gpio1 26 GPIO_ACTIVE_HIGH>; + + phy0: ethernet-phy@0 { + reg = <0>; + }; + }; + + mdio1: mdio-1 { + compatible = "virtual,mdio-gpio"; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio2 27 GPIO_ACTIVE_HIGH>, + <&gpio2 28 GPIO_ACTIVE_HIGH>; + + phy1: ethernet-phy@0 { + reg = <0>; + }; + }; +}; + +&gmac1 { + phy-mode = "rgmii-id"; + snps,eee-force-disable; + status = "okay"; +}; + +&gmac2 { + phy-mode = "rmii"; + pinctrl-names = "default"; + pinctrl-0 = <&r1_pins + &r1oen_pins>; + phy-handle = <&phy0>; + status = "okay"; +}; + +&gmac3 { + phy-mode = "rmii"; + pinctrl-names = "default"; + pinctrl-0 = <&r2_pins + &r2oen_pins>; + phy-handle = <&phy1>; + status = "okay"; }; &serial0 { status = "okay"; }; +&fiu0 { + status = "okay"; + flash@0 { + compatible = "jedec,spi-nor"; + spi-rx-bus-width = <1>; + reg = <0>; + spi-max-frequency = <5000000>; + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + bmc@0 { + label = "bmc"; + reg = <0x00000000 0x04000000>; + }; + u-boot@0 { + label = "u-boot"; + reg = <0x00000000 0x007C0000>; + }; + u-boot-env@7c0000 { + label = "u-boot-env"; + reg = <0x007C0000 0x00040000>; + }; + kernel@800000 { + label = "kernel"; + reg = <0x00800000 0x00800000>; + }; + rofs@1000000 { + label = "rofs"; + reg = <0x01000000 0x02C00000>; + }; + rwfs@3c00000 { + label = "rwfs"; + reg = <0x03C00000 0x00400000>; + }; + }; + }; +}; + +&fiu1 { + status = "okay"; + flash@0 { + compatible = "jedec,spi-nor"; + spi-rx-bus-width = <2>; + spi-tx-bus-width = <2>; + reg = <0>; + spi-max-frequency = <5000000>; + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + partition@0 { + label = "spi1-system1"; + reg = <0x0 0x0>; + }; + }; + }; +}; + +&fiu3 { + pinctrl-0 = <&spi3_pins>, <&spi3quad_pins>; + status = "okay"; + flash@0 { + compatible = "jedec,spi-nor"; + spi-rx-bus-width = <1>; + reg = <0>; + spi-max-frequency = <5000000>; + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + partition@0 { + label = "spi3-system1"; + reg = <0x0 0x0>; + }; + }; + }; +}; + +&fiux { + spix-mode; +}; + +&sdhci { + status = "okay"; +}; + +&udc0 { + status = "okay"; +}; + +&udc1 { + status = "okay"; +}; + +&udc2 { + status = "okay"; +}; + +&udc3 { + status = "okay"; +}; + +&udc4 { + status = "okay"; +}; + +&udc5 { + status = "okay"; +}; + +&udc6 { + status = "okay"; +}; + +&udc7 { + status = "okay"; +}; + +&mc { + status = "okay"; +}; + +&peci { + status = "okay"; +}; + +&rng { + status = "okay"; +}; + +&adc { + #io-channel-cells = <1>; + status = "okay"; +}; + &watchdog1 { status = "okay"; }; + +&pwm_fan { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&pwm0_pins &pwm1_pins + &pwm2_pins &pwm3_pins + &pwm4_pins &pwm5_pins + &pwm6_pins &pwm7_pins + &fanin0_pins &fanin1_pins + &fanin2_pins &fanin3_pins + &fanin4_pins &fanin5_pins + &fanin6_pins &fanin7_pins>; + #address-cells = <1>; + #size-cells = <0>; + fan@0 { + reg = <0x00>; + fan-tach-ch = <0x0 0x1>; + cooling-levels = <127 255>; + }; + fan@1 { + reg = <0x01>; + fan-tach-ch = <0x2 0x3>; + cooling-levels = <127 255>; + }; + fan@2 { + reg = <0x02>; + fan-tach-ch = <0x4 0x5>; + cooling-levels = <127 255>; + }; + fan@3 { + reg = <0x03>; + fan-tach-ch = <0x6 0x7>; + cooling-levels = <127 255>; + }; + fan@4 { + reg = <0x04>; + fan-tach-ch = <0x8 0x9>; + cooling-levels = <127 255>; + }; + fan@5 { + reg = <0x05>; + fan-tach-ch = <0xa 0xb>; + cooling-levels = <127 255>; + }; + fan@6 { + reg = <0x06>; + fan-tach-ch = <0xc 0xd>; + cooling-levels = <127 255>; + }; + fan@7 { + reg = <0x07>; + fan-tach-ch = <0xe 0xf>; + cooling-levels = <127 255>; + }; +}; + +&i2c0 { + status = "okay"; +}; + +&i2c1 { + status = "okay"; + #address-cells = <1>; + #size-cells = <0>; + eeprom@50 { + compatible = "atmel,24c256"; + reg = <0x50>; + }; +}; + +&i2c2 { + status = "okay"; + #address-cells = <1>; + #size-cells = <0>; + ipmb@10 { + compatible = "ipmb-dev"; + reg = <0x10>; + i2c-protocol; + }; +}; + +&i2c3 { + status = "okay"; + #address-cells = <1>; + #size-cells = <0>; + ipmb@11 { + compatible = "ipmb-dev"; + reg = <0x11>; + i2c-protocol; + }; +}; + +&i2c4 { + status = "okay"; +}; + +&i2c5 { + status = "okay"; +}; + +&i2c6 { + status = "okay"; +}; + +&i2c7 { + status = "okay"; +}; + +&i2c8 { + status = "okay"; +}; + +&i2c9 { + status = "okay"; +}; + +&i2c10 { + status = "okay"; +}; + +&i2c11 { + status = "okay"; +}; + +&i2c12 { + status = "okay"; +}; + +&i2c13 { + status = "okay"; +}; + +&i2c14 { + status = "okay"; +}; + +&i2c15 { + status = "okay"; +}; + +&i2c16 { + status = "okay"; +}; + +&i2c17 { + status = "okay"; +}; + +&i2c18 { + status = "okay"; +}; + +&i2c19 { + status = "okay"; +}; + +&i2c20 { + status = "okay"; +}; + +&i2c21 { + status = "okay"; +}; + +&i2c22 { + status = "okay"; +}; + +&i2c23 { + status = "okay"; +}; + +&i2c24 { + status = "okay"; +}; + +&i2c25 { + status = "okay"; +}; + +&i2c26 { + status = "okay"; +}; -- 2.34.1