linux-openrisc.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Yao Qi <qiyaoltc@gmail.com>
To: openrisc@lists.librecores.org
Subject: [OpenRISC] [PATCH v6 2/5] gdb: Add OpenRISC or1k and or1knd target support
Date: Tue, 02 May 2017 15:32:53 +0100	[thread overview]
Message-ID: <864lx38h2i.fsf@gmail.com> (raw)
In-Reply-To: <ae4e2c7e3e9d364bf73adba1eedaeb3f4691d907.1493038197.git.shorne@gmail.com> (Stafford Horne's message of "Mon, 24 Apr 2017 21:52:51 +0900")

Stafford Horne <shorne@gmail.com> writes:

> + at kindex target remote
> + at item target remote
> +
> +Connect to a remote OpenRISC 1000 target.  This is supported by
> + at dfn{Or1ksim}, the OpenRISC 1000 architectural simulator as well as QEMU,
> +Verilator and Icarus Verilog simulators.  @dfn{Remote serial protocol}
> +servers, such as OpenOCD, are also available to drive various hardware
> +implementations via JTAG.
> +
> +Example: @code{target remote :51000}

Do we need to document "target remote"? which is not specific to any
particular configurations.

> +
> + at kindex target sim
> + at item target sim
> +
> +Runs the builtin CPU simulator which can run very basic
> +programs but does not support most hardware functions like MMU.
> +For more complex use cases the user is advised to run an external
> +target, and connect using @samp{target remote}.
> +
> +Example: @code{target sim}
> +
> + at end table
> +
>  @node PowerPC Embedded
>  @subsection PowerPC Embedded
>  
> @@ -41088,6 +41131,7 @@ registers using the capitalization used in the description.
>  * M68K Features::
>  * NDS32 Features::
>  * Nios II Features::
> +* OpenRISC 1000 Features::
>  * PowerPC Features::
>  * S/390 and System z Features::
>  * Sparc Features::
> @@ -41374,6 +41418,32 @@ targets.  It should contain the 32 core registers (@samp{zero},
>  @samp{pc}, and the 16 control registers (@samp{status} through
>  @samp{mpuacc}).
>  
> + at node OpenRISC 1000 Features
> + at subsection Openrisc 1000 Features
> + at cindex target descriptions, OpenRISC 1000 features
> +
> +The @samp{org.gnu.gdb.or1k.group0} feature is required for OpenRISC 1000
> +targets.  It should contain the 32 general purpose registers (@samp{r0}
> +through @samp{r31}), @samp{ppc}, @samp{npc} and @samp{sr}.
> +
> +Along with the default reggroups like @samp{system} and @samp{general}
> +provided by @value{GDBN}, OpenRISC targets can use the following reggroups
> +to group their many registers:
> +
> + at smallexample
> + Group      Type
> + immu       user
> + dmmu       user
> + icache     user
> + dcache     user
> + pic        user
> + timer      user
> + power      user
> + perf       user
> + mac        user
> + debug      user
> + at end smallexample
> +

Why do you need to document the reggroups?

> +
> +extern initialize_file_ftype _initialize_or1k_tdep; /* -Wmissing-prototypes */
> +

This is no longer needed, because GDB is moved to C++.

Otherwise, the code is good to me.

-- 
Yao (齐尧)

  parent reply	other threads:[~2017-05-02 14:32 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-04-24 12:52 [OpenRISC] [PATCH v6 0/5] OpenRISC gdb port Stafford Horne
2017-04-24 12:52 ` [OpenRISC] [PATCH v6 1/5] tdesc: handle arbitrary strings in tdesc_register_in_reggroup_p Stafford Horne
2017-05-02 14:40   ` Yao Qi
2017-05-02 15:41     ` Stafford Horne
2017-05-09 13:54       ` Yao Qi
2017-05-20  6:42         ` Stafford Horne
2017-05-09 14:21   ` Yao Qi
2017-05-16 11:20     ` Stafford Horne
2017-04-24 12:52 ` [OpenRISC] [PATCH v6 2/5] gdb: Add OpenRISC or1k and or1knd target support Stafford Horne
2017-04-26  5:59   ` Eli Zaretskii
2017-04-26 12:04     ` Stafford Horne
2017-05-02 14:32   ` Yao Qi [this message]
2017-05-02 15:53     ` Stafford Horne
2017-05-09 14:15       ` Yao Qi
2017-05-16 11:18         ` Stafford Horne
2017-04-24 12:52 ` [OpenRISC] [PATCH v6 3/5] gdb: testsuite: Add or1k l.nop instruction Stafford Horne
2017-04-24 12:52 ` [OpenRISC] [PATCH v6 4/5] gdb: testsuite: Add or1k tdesc-regs.exp test support Stafford Horne
2017-05-02 14:36   ` Yao Qi
2017-04-24 12:52 ` [OpenRISC] [PATCH v6 5/5] Add gdb for or1k build Stafford Horne
2017-05-02 14:38   ` Yao Qi

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=864lx38h2i.fsf@gmail.com \
    --to=qiyaoltc@gmail.com \
    --cc=openrisc@lists.librecores.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).