From mboxrd@z Thu Jan  1 00:00:00 1970
From: Doug Evans <dje@google.com>
Date: Wed, 18 Oct 2017 20:18:43 +0000
Subject: [OpenRISC] [PATCH v6 4/6] sim: or1k: add cgen generated files
Message-ID: <f403043532243a3ecc055bd7f204@google.com>
List-Id: <openrisc.lists.librecores.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: openrisc@lists.librecores.org

Stafford Horne writes:
 > These are the simulator files generated by cgen.  These are split out
 > from the main sim patch to make the patch easier to review and smaller.
 > 
 > sim/ChangeLog:
 > 
 > yyyy-mm-dd  Stafford Horne  <shorne@gmail.com>
 > 	    Peter Gavin  <pgavin@gmail.com>
 > 
 > 	* or1k/arch.c: Generated.
 > 	* or1k/arch.h: Generated.
 > 	* or1k/cpu.c: Generated.
 > 	* or1k/cpu.h: Generated.
 > 	* or1k/cpuall.h: Generated.
 > 	* or1k/decode.c: Generated.
 > 	* or1k/decode.h: Generated.
 > 	* or1k/model.c: Generated.
 > 	* or1k/sem-switch.c: Generated.
 > 	* or1k/sem.c: Generated.

LGTM (just generated files).

Can you confirm these were generated from the current cpu/ork1* files?
I didn't notice any patches for them.