OpenSBI Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Chao-ying Fu <icebergfu@gmail.com>
To: opensbi@lists.infradead.org
Cc: Chao-ying Fu <cfu@mips.com>
Subject: [PATCH v3 6/9] lib: Emulate amo instructions
Date: Thu, 10 Apr 2025 15:45:32 -0700	[thread overview]
Message-ID: <20250410224536.25021-7-cfu@mips.com> (raw)
In-Reply-To: <CAAhSdy2jObwq5SUymwVmwMhcQ_h0-4OJuhwitgcVN2gPq2B=XQ@mail.gmail.com>

Match amo instruction opcode to emulate from illegal instruction
exceptions.

Signed-off-by: Chao-ying Fu <cfu@mips.com>
---
 include/sbi/sbi_atomic.h   |  90 +++++++
 lib/sbi/objects.mk         |   1 +
 lib/sbi/sbi_atomic.c       | 182 ++++++++++++++
 lib/sbi/sbi_illegal_insn.c | 492 +++++++++++++++++++++++++++++++++++++
 4 files changed, 765 insertions(+)
 create mode 100644 include/sbi/sbi_atomic.h
 create mode 100644 lib/sbi/sbi_atomic.c

diff --git a/include/sbi/sbi_atomic.h b/include/sbi/sbi_atomic.h
new file mode 100644
index 0000000..561da89
--- /dev/null
+++ b/include/sbi/sbi_atomic.h
@@ -0,0 +1,90 @@
+/*
+ * SPDX-License-Identifier: BSD-2-Clause
+ *
+ * Copyright (c) 2025 MIPS
+ *
+ */
+
+#ifndef __SBI_ATOMIC_H__
+#define __SBI_ATOMIC_H__
+
+#include <sbi/sbi_types.h>
+
+struct sbi_trap_regs;
+
+int sbi_atomic_add_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_add_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_d(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_w(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_d(ulong insn, struct sbi_trap_regs *regs);
+
+int sbi_atomic_add_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_add_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_d_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_w_aq(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_d_aq(ulong insn, struct sbi_trap_regs *regs);
+
+int sbi_atomic_add_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_add_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_d_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_w_rl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_d_rl(ulong insn, struct sbi_trap_regs *regs);
+
+int sbi_atomic_add_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_add_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_and_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_or_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_xor_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_max_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_min_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_maxu_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_minu_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_w_aqrl(ulong insn, struct sbi_trap_regs *regs);
+int sbi_atomic_swap_d_aqrl(ulong insn, struct sbi_trap_regs *regs);
+#endif
diff --git a/lib/sbi/objects.mk b/lib/sbi/objects.mk
index 9cb2842..af7a846 100644
--- a/lib/sbi/objects.mk
+++ b/lib/sbi/objects.mk
@@ -99,3 +99,4 @@ libsbi-objs-y += sbi_trap_v_ldst.o
 libsbi-objs-y += sbi_unpriv.o
 libsbi-objs-y += sbi_expected_trap.o
 libsbi-objs-y += sbi_cppc.o
+libsbi-objs-y += sbi_atomic.o
diff --git a/lib/sbi/sbi_atomic.c b/lib/sbi/sbi_atomic.c
new file mode 100644
index 0000000..afd28d2
--- /dev/null
+++ b/lib/sbi/sbi_atomic.c
@@ -0,0 +1,182 @@
+/*
+ * SPDX-License-Identifier: BSD-2-Clause
+ *
+ * Copyright (c) 2025 MIPS
+ *
+ */
+
+#include <sbi/riscv_asm.h>
+#include <sbi/sbi_trap.h>
+#include <sbi/sbi_hart.h>
+
+#define DEFINE_UNPRIVILEGED_LR_FUNCTION(type, aqrl, insn)                     \
+        type sbi_lr_##type##aqrl(const type *addr,                            \
+                           struct sbi_trap_info *trap)                        \
+        {                                                                     \
+                register ulong tinfo asm("a3");                               \
+                register ulong mstatus = 0;                                   \
+                register ulong mtvec = sbi_hart_expected_trap_addr();         \
+                type ret = 0;                                                 \
+                trap->cause = 0;                                              \
+                asm volatile(                                                 \
+                        "add %[tinfo], %[taddr], zero\n"                      \
+                        "csrrw %[mtvec], " STR(CSR_MTVEC) ", %[mtvec]\n"      \
+                        "csrrs %[mstatus], " STR(CSR_MSTATUS) ", %[mprv]\n"   \
+                        ".option push\n"                                      \
+                        ".option norvc\n"                                     \
+                        #insn " %[ret], %[addr]\n"                            \
+                        ".option pop\n"                                       \
+                        "csrw " STR(CSR_MSTATUS) ", %[mstatus]\n"             \
+                        "csrw " STR(CSR_MTVEC) ", %[mtvec]"                   \
+                    : [mstatus] "+&r"(mstatus), [mtvec] "+&r"(mtvec),         \
+                      [tinfo] "+&r"(tinfo), [ret] "=&r"(ret)                  \
+                    : [addr] "m"(*addr), [mprv] "r"(MSTATUS_MPRV),            \
+                      [taddr] "r"((ulong)trap)                                \
+                    : "a4", "memory");                                        \
+                return ret;                                                   \
+        }
+
+#define DEFINE_UNPRIVILEGED_SC_FUNCTION(type, aqrl, insn)                     \
+        type sbi_sc_##type##aqrl(type *addr, type val,                        \
+                           struct sbi_trap_info *trap)                        \
+        {                                                                     \
+                register ulong tinfo asm("a3");                               \
+                register ulong mstatus = 0;                                   \
+                register ulong mtvec = sbi_hart_expected_trap_addr();         \
+                type ret = 0;                                                 \
+                trap->cause = 0;                                              \
+                asm volatile(                                                 \
+                        "add %[tinfo], %[taddr], zero\n"                      \
+                        "csrrw %[mtvec], " STR(CSR_MTVEC) ", %[mtvec]\n"      \
+                        "csrrs %[mstatus], " STR(CSR_MSTATUS) ", %[mprv]\n"   \
+                        ".option push\n"                                      \
+                        ".option norvc\n"                                     \
+                        #insn " %[ret], %[val], %[addr]\n"                    \
+                        ".option pop\n"                                       \
+                        "csrw " STR(CSR_MSTATUS) ", %[mstatus]\n"             \
+                        "csrw " STR(CSR_MTVEC) ", %[mtvec]"                   \
+                    : [mstatus] "+&r"(mstatus), [mtvec] "+&r"(mtvec),         \
+                      [tinfo] "+&r"(tinfo), [ret] "=&r"(ret)                  \
+                    : [addr] "m"(*addr), [mprv] "r"(MSTATUS_MPRV),            \
+                      [val] "r"(val), [taddr] "r"((ulong)trap)                \
+                    : "a4", "memory");                                        \
+                return ret;                                                   \
+        }
+
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s32, , lr.w);
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s32, _aq, lr.w.aq);
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s32, _rl, lr.w.rl);
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s32, _aqrl, lr.w.aqrl);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s32, , sc.w);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s32, _aq, sc.w.aq);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s32, _rl, sc.w.rl);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s32, _aqrl, sc.w.aqrl);
+#if __riscv_xlen == 64
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s64, , lr.d);
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s64, _aq, lr.d.aq);
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s64, _rl, lr.d.rl);
+DEFINE_UNPRIVILEGED_LR_FUNCTION(s64, _aqrl, lr.d.aqrl);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s64, , sc.d);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s64, _aq, sc.d.aq);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s64, _rl, sc.d.rl);
+DEFINE_UNPRIVILEGED_SC_FUNCTION(s64, _aqrl, sc.d.aqrl);
+#endif
+
+#define DEFINE_ATOMIC_FUNCTION(name, type, func)                              \
+	int sbi_atomic_##name(ulong insn, struct sbi_trap_regs *regs)         \
+	{                                                                     \
+		struct sbi_trap_info uptrap;                                  \
+		ulong addr = GET_RS1(insn, regs);                             \
+		ulong val = GET_RS2(insn, regs);                              \
+		ulong rd_val = 0;                                             \
+		ulong fail = 1;                                               \
+		while (fail) {                                                \
+			rd_val = sbi_lr_##type((void *)addr, &uptrap);        \
+			if (uptrap.cause) {                                   \
+				return sbi_trap_redirect(regs, &uptrap);      \
+			}                                                     \
+			fail = sbi_sc_##type((void *)addr, func, &uptrap);    \
+			if (uptrap.cause) {                                   \
+				return sbi_trap_redirect(regs, &uptrap);      \
+			}                                                     \
+		}                                                             \
+		SET_RD(insn, regs, rd_val);                                   \
+		regs->mepc += 4;                                              \
+		return 0;                                                     \
+	}
+
+DEFINE_ATOMIC_FUNCTION(add_w, s32, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(add_w_aq, s32_aq, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(add_w_rl, s32_rl, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(add_w_aqrl, s32_aqrl, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(and_w, s32, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(and_w_aq, s32_aq, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(and_w_rl, s32_rl, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(and_w_aqrl, s32_aqrl, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(or_w, s32, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(or_w_aq, s32_aq, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(or_w_rl, s32_rl, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(or_w_aqrl, s32_aqrl, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(xor_w, s32, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(xor_w_aq, s32_aq, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(xor_w_rl, s32_rl, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(xor_w_aqrl, s32_aqrl, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(swap_w, s32, val);
+DEFINE_ATOMIC_FUNCTION(swap_w_aq, s32_aq, val);
+DEFINE_ATOMIC_FUNCTION(swap_w_rl, s32_rl, val);
+DEFINE_ATOMIC_FUNCTION(swap_w_aqrl, s32_aqrl, val);
+DEFINE_ATOMIC_FUNCTION(max_w, s32, (s32)rd_val > (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(max_w_aq, s32_aq, (s32)rd_val > (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(max_w_rl, s32_rl, (s32)rd_val > (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(max_w_aqrl, s32_aqrl, (s32)rd_val > (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_w, s32, (u32)rd_val > (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_w_aq, s32_aq, (u32)rd_val > (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_w_rl, s32_rl, (u32)rd_val > (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_w_aqrl, s32_aqrl, (u32)rd_val > (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_w, s32, (s32)rd_val < (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_w_aq, s32_aq, (s32)rd_val < (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_w_rl, s32_rl, (s32)rd_val < (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_w_aqrl, s32_aqrl, (s32)rd_val < (s32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_w, s32, (u32)rd_val < (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_w_aq, s32_aq, (u32)rd_val < (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_w_rl, s32_rl, (u32)rd_val < (u32)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_w_aqrl, s32_aqrl, (u32)rd_val < (u32)val ? rd_val : val);
+
+#if __riscv_xlen == 64
+DEFINE_ATOMIC_FUNCTION(add_d, s64, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(add_d_aq, s64_aq, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(add_d_rl, s64_rl, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(add_d_aqrl, s64_aqrl, rd_val + val);
+DEFINE_ATOMIC_FUNCTION(and_d, s64, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(and_d_aq, s64_aq, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(and_d_rl, s64_rl, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(and_d_aqrl, s64_aqrl, rd_val & val);
+DEFINE_ATOMIC_FUNCTION(or_d, s64, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(or_d_aq, s64_aq, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(or_d_rl, s64_rl, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(or_d_aqrl, s64_aqrl, rd_val | val);
+DEFINE_ATOMIC_FUNCTION(xor_d, s64, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(xor_d_aq, s64_aq, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(xor_d_rl, s64_rl, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(xor_d_aqrl, s64_aqrl, rd_val ^ val);
+DEFINE_ATOMIC_FUNCTION(swap_d, s64, val);
+DEFINE_ATOMIC_FUNCTION(swap_d_aq, s64_aq, val);
+DEFINE_ATOMIC_FUNCTION(swap_d_rl, s64_rl, val);
+DEFINE_ATOMIC_FUNCTION(swap_d_aqrl, s64_aqrl, val);
+DEFINE_ATOMIC_FUNCTION(max_d, s64, (s64)rd_val > (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(max_d_aq, s64_aq, (s64)rd_val > (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(max_d_rl, s64_rl, (s64)rd_val > (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(max_d_aqrl, s64_aqrl, (s64)rd_val > (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_d, s64, (u64)rd_val > (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_d_aq, s64_aq, (u64)rd_val > (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_d_rl, s64_rl, (u64)rd_val > (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(maxu_d_aqrl, s64_aqrl, (u64)rd_val > (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_d, s64, (s64)rd_val < (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_d_aq, s64_aq, (s64)rd_val < (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_d_rl, s64_rl, (s64)rd_val < (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(min_d_aqrl, s64_aqrl, (s64)rd_val < (s64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_d, s64, (u64)rd_val < (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_d_aq, s64_aq, (u64)rd_val < (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_d_rl, s64_rl, (u64)rd_val < (u64)val ? rd_val : val);
+DEFINE_ATOMIC_FUNCTION(minu_d_aqrl, s64_aqrl, (u64)rd_val < (u64)val ? rd_val : val);
+#endif
diff --git a/lib/sbi/sbi_illegal_insn.c b/lib/sbi/sbi_illegal_insn.c
index 784bc4c..4a01f59 100644
--- a/lib/sbi/sbi_illegal_insn.c
+++ b/lib/sbi/sbi_illegal_insn.c
@@ -10,6 +10,7 @@
 #include <sbi/riscv_asm.h>
 #include <sbi/riscv_barrier.h>
 #include <sbi/riscv_encoding.h>
+#include <sbi/sbi_atomic.h>
 #include <sbi/sbi_bitops.h>
 #include <sbi/sbi_emulate_csr.h>
 #include <sbi/sbi_error.h>
@@ -19,6 +20,13 @@
 #include <sbi/sbi_unpriv.h>
 #include <sbi/sbi_console.h>
 
+#define OPCODE_MASK 0x0000007f
+#define AMO_OPCODE 0x0000002f
+#define WD_MASK 0x00007000
+#define WD_SHIFT 12
+#define AQRL_MASK 0x06000000
+#define AQRL_SHIFT 25
+
 typedef int (*illegal_insn_func)(ulong insn, struct sbi_trap_regs *regs);
 
 static int truly_illegal_insn(ulong insn, struct sbi_trap_regs *regs)
@@ -146,6 +154,487 @@ static const illegal_insn_func illegal_insn_table[32] = {
 	truly_illegal_insn  /* 31 */
 };
 
+static int other_illegal_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	return illegal_insn_table[(insn & 0x7c) >> 2](insn, regs);
+}
+
+static const illegal_insn_func amoadd_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_add_w, /* 8 */
+	sbi_atomic_add_w_rl, /* 9 */
+	sbi_atomic_add_w_aq, /* 10 */
+	sbi_atomic_add_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_add_d, /* 12 */
+	sbi_atomic_add_d_rl, /* 13 */
+	sbi_atomic_add_d_aq, /* 14 */
+	sbi_atomic_add_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amoswap_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_swap_w, /* 8 */
+	sbi_atomic_swap_w_rl, /* 9 */
+	sbi_atomic_swap_w_aq, /* 10 */
+	sbi_atomic_swap_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_swap_d, /* 12 */
+	sbi_atomic_swap_d_rl, /* 13 */
+	sbi_atomic_swap_d_aq, /* 14 */
+	sbi_atomic_swap_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amoxor_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_xor_w, /* 8 */
+	sbi_atomic_xor_w_rl, /* 9 */
+	sbi_atomic_xor_w_aq, /* 10 */
+	sbi_atomic_xor_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_xor_d, /* 12 */
+	sbi_atomic_xor_d_rl, /* 13 */
+	sbi_atomic_xor_d_aq, /* 14 */
+	sbi_atomic_xor_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amoor_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_or_w, /* 8 */
+	sbi_atomic_or_w_rl, /* 9 */
+	sbi_atomic_or_w_aq, /* 10 */
+	sbi_atomic_or_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_or_d, /* 12 */
+	sbi_atomic_or_d_rl, /* 13 */
+	sbi_atomic_or_d_aq, /* 14 */
+	sbi_atomic_or_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amoand_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_and_w, /* 8 */
+	sbi_atomic_and_w_rl, /* 9 */
+	sbi_atomic_and_w_aq, /* 10 */
+	sbi_atomic_and_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_and_d, /* 12 */
+	sbi_atomic_and_d_rl, /* 13 */
+	sbi_atomic_and_d_aq, /* 14 */
+	sbi_atomic_and_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amomin_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_min_w, /* 8 */
+	sbi_atomic_min_w_rl, /* 9 */
+	sbi_atomic_min_w_aq, /* 10 */
+	sbi_atomic_min_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_min_d, /* 12 */
+	sbi_atomic_min_d_rl, /* 13 */
+	sbi_atomic_min_d_aq, /* 14 */
+	sbi_atomic_min_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amomax_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_max_w, /* 8 */
+	sbi_atomic_max_w_rl, /* 9 */
+	sbi_atomic_max_w_aq, /* 10 */
+	sbi_atomic_max_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_max_d, /* 12 */
+	sbi_atomic_max_d_rl, /* 13 */
+	sbi_atomic_max_d_aq, /* 14 */
+	sbi_atomic_max_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amominu_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_minu_w, /* 8 */
+	sbi_atomic_minu_w_rl, /* 9 */
+	sbi_atomic_minu_w_aq, /* 10 */
+	sbi_atomic_minu_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_minu_d, /* 12 */
+	sbi_atomic_minu_d_rl, /* 13 */
+	sbi_atomic_minu_d_aq, /* 14 */
+	sbi_atomic_minu_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static const illegal_insn_func amomaxu_table[32] = {
+	other_illegal_insn, /* 0 */
+	other_illegal_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	other_illegal_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	sbi_atomic_maxu_w, /* 8 */
+	sbi_atomic_maxu_w_rl, /* 9 */
+	sbi_atomic_maxu_w_aq, /* 10 */
+	sbi_atomic_maxu_w_aqrl, /* 11 */
+#if __riscv_xlen == 64
+	sbi_atomic_maxu_d, /* 12 */
+	sbi_atomic_maxu_d_rl, /* 13 */
+	sbi_atomic_maxu_d_aq, /* 14 */
+	sbi_atomic_maxu_d_aqrl, /* 15 */
+#else
+	other_illegal_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+#endif
+	other_illegal_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	other_illegal_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	other_illegal_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	other_illegal_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn, /* 31 */
+};
+
+static int amoadd_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amoadd_table[wd + aqrl](insn, regs);
+}
+
+static int amoswap_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amoswap_table[wd + aqrl](insn, regs);
+}
+
+static int amoxor_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amoxor_table[wd + aqrl](insn, regs);
+}
+
+static int amoor_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amoor_table[wd + aqrl](insn, regs);
+}
+
+static int amoand_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amoand_table[wd + aqrl](insn, regs);
+}
+
+static int amomin_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amomin_table[wd + aqrl](insn, regs);
+}
+
+static int amomax_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amomax_table[wd + aqrl](insn, regs);
+}
+
+static int amominu_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amominu_table[wd + aqrl](insn, regs);
+}
+
+static int amomaxu_insn(ulong insn, struct sbi_trap_regs *regs)
+{
+	int wd = ((insn & WD_MASK) >> WD_SHIFT) << 2;
+	int aqrl = (insn & AQRL_MASK) >> AQRL_SHIFT;
+	return amomaxu_table[wd + aqrl](insn, regs);
+}
+
+static const illegal_insn_func amo_insn_table[32] = {
+	amoadd_insn, /* 0 */
+	amoswap_insn, /* 1 */
+	other_illegal_insn, /* 2 */
+	other_illegal_insn, /* 3 */
+	amoxor_insn, /* 4 */
+	other_illegal_insn, /* 5 */
+	other_illegal_insn, /* 6 */
+	other_illegal_insn, /* 7 */
+	amoor_insn, /* 8 */
+	other_illegal_insn, /* 9 */
+	other_illegal_insn, /* 10 */
+	other_illegal_insn, /* 11 */
+	amoand_insn, /* 12 */
+	other_illegal_insn, /* 13 */
+	other_illegal_insn, /* 14 */
+	other_illegal_insn, /* 15 */
+	amomin_insn, /* 16 */
+	other_illegal_insn, /* 17 */
+	other_illegal_insn, /* 18 */
+	other_illegal_insn, /* 19 */
+	amomax_insn, /* 20 */
+	other_illegal_insn, /* 21 */
+	other_illegal_insn, /* 22 */
+	other_illegal_insn, /* 23 */
+	amominu_insn, /* 24 */
+	other_illegal_insn, /* 25 */
+	other_illegal_insn, /* 26 */
+	other_illegal_insn, /* 27 */
+	amomaxu_insn, /* 28 */
+	other_illegal_insn, /* 29 */
+	other_illegal_insn, /* 30 */
+	other_illegal_insn  /* 31 */
+};
+
 int sbi_illegal_insn_handler(struct sbi_trap_context *tcntx)
 {
 	struct sbi_trap_regs *regs = &tcntx->regs;
@@ -172,5 +661,8 @@ int sbi_illegal_insn_handler(struct sbi_trap_context *tcntx)
 			return truly_illegal_insn(insn, regs);
 	}
 
+	if ((insn & OPCODE_MASK) == AMO_OPCODE)
+		return amo_insn_table[(insn >> 27) & 0x1f](insn, regs);
+
 	return illegal_insn_table[(insn & 0x7c) >> 2](insn, regs);
 }
-- 
2.47.1


-- 
opensbi mailing list
opensbi@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/opensbi

  parent reply	other threads:[~2025-04-10 23:36 UTC|newest]

Thread overview: 70+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-01-17 22:34 [PATCH] platform: generic: mips: add P8700 Chao-ying Fu
2025-02-12 12:27 ` Anup Patel
2025-02-26  0:53   ` [PATCH v2 01/11] " Chao-ying Fu
2025-03-28  4:45     ` Anup Patel
2025-02-26  0:53   ` [PATCH v2 02/11] platform: generic: mips: add header files Chao-ying Fu
2025-03-28  4:47     ` Anup Patel
2025-02-26  0:53   ` [PATCH v2 03/11] platform: generic: mips: add mips-cm header file Chao-ying Fu
2025-03-28  4:48     ` Anup Patel
2025-02-26  0:53   ` [PATCH v2 04/11] platform: generic: mips: add custom exception handler Chao-ying Fu
2025-03-28  4:53     ` Anup Patel
2025-04-08  2:49       ` Chao-ying Fu
2025-02-26  0:53   ` [PATCH v2 05/11] platform: generic: mips: add extra scratch space Chao-ying Fu
2025-03-28  4:56     ` Anup Patel
2025-02-26  0:53   ` [PATCH v2 06/11] platform: generic: mips: add an entry function Chao-ying Fu
2025-03-28  5:00     ` Anup Patel
2025-02-26  0:53   ` [PATCH v2 07/11] platform: generic: mips: add the platform file Chao-ying Fu
2025-02-26  0:53   ` [PATCH v2 08/11] platform: generic: mips: add a dts file Chao-ying Fu
2025-02-26  0:53   ` [PATCH v2 09/11] platform: generic: mips: add objects.mk Chao-ying Fu
2025-02-26  0:53   ` [PATCH v2 10/11] Change to jump to mips_cps_core_entry Chao-ying Fu
2025-02-26  0:53   ` [PATCH v2 11/11] Initialize MIPS custom PMA registers Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 0/9] *** Add MIPS P8700 platform *** Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 1/9] platform: generic: mips: add P8700 Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 2/9] platform: generic: mips: add header files Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 3/9] platform: generic: mips: add an entry function Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 4/9] platform: generic: add nanscent_init to platform_override Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 5/9] platform: generic: mips: add the platform file Chao-ying Fu
2025-04-10 22:45   ` Chao-ying Fu [this message]
2025-04-10 22:45   ` [PATCH v3 7/9] platform: generic: mips: add a dts file Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 8/9] platform: generic: mips: add objects.mk Chao-ying Fu
2025-04-10 22:45   ` [PATCH v3 9/9] Initialize MIPS custom PMA registers Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 0/8] *** Add MIPS P8700 platform *** Chao-ying Fu
2025-05-19 12:16     ` Anup Patel
2025-05-19 18:33       ` Chao-ying Fu
2025-05-19 21:52         ` Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 1/8] platform: generic: mips: add P8700 Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 2/8] platform: generic: mips: add header files Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 3/8] platform: generic: mips: add an entry function Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 4/8] platform: generic: mips: add the platform file Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 5/8] lib: Emulate amo instructions Chao-ying Fu
2025-05-19 12:14     ` Anup Patel
2025-04-29 23:29   ` [PATCH v4 6/8] platform: generic: mips: add a dts file Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 7/8] platform: generic: mips: add objects.mk Chao-ying Fu
2025-04-29 23:29   ` [PATCH v4 8/8] Initialize MIPS custom PMA registers Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 00/10] *** Add MIPS P8700 Platform *** Chao-ying Fu
2025-05-20  5:18     ` Anup Patel
2025-05-19 21:58   ` [PATCH v5 01/10] platform: generic: mips: add P8700 Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 02/10] platform: generic: mips: add header files Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 03/10] platform: generic: mips: add an entry function Chao-ying Fu
2025-05-20  5:29     ` Anup Patel
2025-05-22 20:50       ` Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 04/10] platform: generic: mips: add the platform file Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 05/10] platform: generic: mips: add a dts file Chao-ying Fu
2025-05-20  5:31     ` Anup Patel
2025-05-22 20:52       ` Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 06/10] platform: generic: mips: add objects.mk Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 07/10] Initialize MIPS custom PMA registers Chao-ying Fu
2025-05-20  5:08     ` Anup Patel
2025-05-22 20:47       ` Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 08/10] devices to use MMIO memory Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 09/10] platform: generic: mips: add mmio to allmem in the dts file Chao-ying Fu
2025-05-19 21:58   ` [PATCH v5 10/10] Fix PMA init for MMIO regions Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 0/7] Add MIPS P8700 support to generic platform Chao-ying Fu
2025-06-14 16:18     ` Anup Patel
2025-05-22 21:21   ` [MIPS P8700 v6 1/7] platform: generic: mips: add P8700 Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 2/7] platform: generic: mips: add header files Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 3/7] platform: generic: mips: add the platform file Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 4/7] platform: generic: mips: add objects.mk Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 5/7] devices to use MMIO memory Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 6/7] Convey MMIO flag as specified by SBI_DOMAIN_MEMREGION_MMIO Chao-ying Fu
2025-05-22 21:21   ` [MIPS P8700 v6 7/7] lib: sbi_platform: Add the platform pma_set function to set up cacheability Chao-ying Fu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20250410224536.25021-7-cfu@mips.com \
    --to=icebergfu@gmail.com \
    --cc=cfu@mips.com \
    --cc=opensbi@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox