From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 04DD4C54F32 for ; Thu, 22 May 2025 21:22:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=1XeiAw5Yx1uscuwum8TXZUTsbtFXcQqflcU2QCx36ts=; b=l3r2qHXYgAPTDR kh97vEC9ZmeVIgqG1XVe2fHHKy7YSuh7Gb6F/RA26OOiqr57rW2Jrl5XjkWO9F8HMG96IKiJ3Ootn D1FHWTU3/b1o+LWFoSi5up91rwUaJ/FTeelownNSOPnSaCm9J1u4J0kGAE8FeCaQQRWB/gIjYMdkE 3a7vpy4MDZzPb2B7+BG49cqBko1K8nls86RkF4omcAY+z4RQmec12kM1MfwNKAN7vKPBCopdVCfdp S2uJ96/tYMkv3VxIi/HJn9PXkPfXqvVQQ1b5v8TOO+sXzzSwwj8kAFd/ggCXsuNXbqJjEWz31rqaw TK3QEAobQodbbYGf8Q2A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1uIDMV-00000002BwX-0V4W; Thu, 22 May 2025 21:21:59 +0000 Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1uIDMR-00000002Buf-4AEk for opensbi@lists.infradead.org; Thu, 22 May 2025 21:21:57 +0000 Received: by mail-pf1-x42c.google.com with SMTP id d2e1a72fcca58-7390d21bb1cso7274024b3a.2 for ; Thu, 22 May 2025 14:21:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1747948914; x=1748553714; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hNQGjVkW+RmunsOiSptNEAeOKmaBV2SY38pDAyHeUKE=; b=iHfw/xTzZtPSFZhrU/p7AzLPkdWacwxOPhV4kUTJDqwHqYYrpvz/7r4CQWO8EtAzyd +V+HFCEmxXI6lbyouBnQ3pP3GGjyaTi2llN82wJxdyqeSCOtrH8oWQMNQ7Cl6pDL7Kc/ NGyTpy/2ur3bvdKuXYtlCq4WiSbfSEKZythP8f9zaZlLH5mNrHU001gdrvaAeLJgAnKL 0kLXJQBMhQm5Mt+0EQjHWw35HM9JkorC+QO9OV7J1DWBf7Nw+iWIc2eJgDlbrO41L5XN u7OeE/csGsAEY7+hZE2cf8hDvth/0FmH0Gs4gC0FHyoTcMwAcbTIbZ4q0s65ELRrqsVz an5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747948914; x=1748553714; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hNQGjVkW+RmunsOiSptNEAeOKmaBV2SY38pDAyHeUKE=; b=BdXc5EeO2qMoK2QAcKvuOHJr807s5xUWO3ZV6crKonuE2jKkOT1z5kE/iCSFcp5FT7 ktct95zY8WAPSG5NffXz6Yr8P3Rxsg4qTlIU2QchE99+tEgGLUDR7Z7a1rKVoakj7dZp /RBJznfw0zumNrAUR7hIOMJHhS+wGgqtwhvb/wlXTDlEDB/C5mWx3Aka422Mk8Lrra8K YeRaE2Y2Ukc2lBg6Ie4iEKyr33W97+jLlA5gnDctkNf++FMydefl0uw/oFbItx7Xjpky 33bDHiQflo+C1NgzsNI0YFS+pOKfnRZn8UhQ5Eou0d7iC4cS1HRX6ob198HbRtzmkGIy tYIA== X-Gm-Message-State: AOJu0YxLiHIB023q1AAPDzDCiHW8c3BbEmGXZel4berS0rxa2SOnJsp3 ojKet57IGFjQh/sVp8nHWa9dxBd5cfBlsG9NV1I/VXFP4CJrYJN/Nd0LKRwZ5djL X-Gm-Gg: ASbGnctqUM2njZ8UDcBYVhbhdngHZ+SHzZ0QAhG2GPyvisd9w0ajZYhD89zE+U8Gk5S 43je51avWZN81maxuEBI2vgqGiycr/aZ/hstxaco3HUw5Ai+ffbgO0aYtVCdjjSlnxPC1UVNasF RUAcHIvWf/5qHkWvly+u29BMBz8WSswu05STwoEkx1F6Husk4xwtd0irCgYJoJhwf0XAW7wwUGW VqDE+CN20+DTV0uHeimv8clDPLZsmWBcedC/7rR4s9N5S++gvmFHrgS8Z1DmLkeembxm9QvnWyD dZ6imqBuXyF68gWQ/2kzY2m/ZGlG7QWRI3LzAY6/e5ZDTPfS6c0k11ErevgVZqVUVQ== X-Google-Smtp-Source: AGHT+IEzerAvzAtREiDiRdKee1jSMB+bpQe2+jnjmEwLI38KJ9wWLoSAFF0M7t3TwM3HlpFwiJeK/A== X-Received: by 2002:a05:6a20:a108:b0:1f5:882e:60f with SMTP id adf61e73a8af0-216218c6475mr35330822637.17.1747948914513; Thu, 22 May 2025 14:21:54 -0700 (PDT) Received: from localhost.localdomain ([50.175.154.178]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-742a96e1fc3sm11629766b3a.8.2025.05.22.14.21.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 May 2025 14:21:53 -0700 (PDT) From: Chao-ying Fu X-Google-Original-From: Chao-ying Fu To: opensbi@lists.infradead.org Cc: Chao-ying Fu Subject: [MIPS P8700 v6 2/7] platform: generic: mips: add header files Date: Thu, 22 May 2025 14:21:35 -0700 Message-ID: <20250522212141.3198-3-cfu@mips.com> X-Mailer: git-send-email 2.47.1 In-Reply-To: References: MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250522_142156_030635_95BD00C7 X-CRM114-Status: GOOD ( 15.27 ) X-BeenThere: opensbi@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "opensbi" Errors-To: opensbi-bounces+opensbi=archiver.kernel.org@lists.infradead.org Add header files to define MIPS Custom CSRs and define for the board. Add accessor functions for MIPS CM registers. Signed-off-by: Chao-ying Fu --- platform/generic/include/mips/board.h | 33 +++++++ platform/generic/include/mips/mips-cm.h | 88 ++++++++++++++++++ platform/generic/include/mips/p8700.h | 113 ++++++++++++++++++++++++ 3 files changed, 234 insertions(+) create mode 100644 platform/generic/include/mips/board.h create mode 100644 platform/generic/include/mips/mips-cm.h create mode 100644 platform/generic/include/mips/p8700.h diff --git a/platform/generic/include/mips/board.h b/platform/generic/include/mips/board.h new file mode 100644 index 0000000..6fe7b8b --- /dev/null +++ b/platform/generic/include/mips/board.h @@ -0,0 +1,33 @@ +/* + * SPDX-License-Identifier: BSD-2-Clause + * + * Copyright (c) 2025 MIPS + * + */ + +#ifndef __BOARD_H__ +#define __BOARD_H__ + +/* Please review all defines to change for your board. */ + +/* Use in stw.S, p8700.c, p8700.h, mips-cm.h */ +#define CM_BASE 0x16100000 + +/* Use in mips-cm.h, p8700.c */ +#define CLUSTERS_IN_PLATFORM 1 +#if CLUSTERS_IN_PLATFORM > 1 +/* Define global CM bases for cluster 0, 1, 2, and more. */ +#define GLOBAL_CM_BASE0 0 +#define GLOBAL_CM_BASE1 0 +#define GLOBAL_CM_BASE2 0 +#endif + +/* Use in stw.S */ +#define TIMER_ADDR (CM_BASE + 0x8050) + +/* Use in cps-vec.S */ +#define DRAM_ADDRESS 0x80000000 +#define DRAM_SIZE 0x80000000 +#define DRAM_PMP_ADDR ((DRAM_ADDRESS >> 2) | ((DRAM_SIZE - 1) >> 3)) + +#endif diff --git a/platform/generic/include/mips/mips-cm.h b/platform/generic/include/mips/mips-cm.h new file mode 100644 index 0000000..19b4384 --- /dev/null +++ b/platform/generic/include/mips/mips-cm.h @@ -0,0 +1,88 @@ +/* + * SPDX-License-Identifier: BSD-2-Clause + * + * Copyright (c) 2025 MIPS + * + */ + +#ifndef __MIPS_CM_H__ +#define __MIPS_CM_H__ + +#include +#include + +/* Define 1 to print out CM read and write info */ +#define DEBUG_CM 0 + +#if CLUSTERS_IN_PLATFORM > 1 +static long GLOBAL_CM_BASE[CLUSTERS_IN_PLATFORM] = {GLOBAL_CM_BASE0, GLOBAL_CM_BASE1, GLOBAL_CM_BASE2}; +#else +static long GLOBAL_CM_BASE[CLUSTERS_IN_PLATFORM] = {CM_BASE}; +#endif + +#define CPS_ACCESSOR_R(unit, sz, base, off, name) \ +static inline u##sz read_##unit##_##name(u32 hartid, bool local_p) \ +{ \ + u##sz value; \ + long cmd_reg; \ + int cl, co; \ + cl = cpu_cluster(hartid); \ + co = cpu_core(hartid); \ + cmd_reg = (local_p ? (base) : ((base) - CM_BASE + GLOBAL_CM_BASE[cl])) \ + + (co << CM_BASE_CORE_SHIFT) \ + + off; \ + if (DEBUG_CM) \ + sbi_printf("CM READ%d cmd_reg=%lx\n", sz, cmd_reg); \ + if (sz == 32) \ + asm volatile("lw %0,0(%1)":"=r"(value):"r"(cmd_reg)); \ + else if (sz == 64) \ + asm volatile("ld %0,0(%1)":"=r"(value):"r"(cmd_reg)); \ + asm volatile("fence"); \ + return value; \ +} + +#define CPS_ACCESSOR_W(unit, sz, base, off, name) \ +static inline void write_##unit##_##name(u32 hartid, u##sz value, bool local_p) \ +{ \ + long cmd_reg; \ + int cl, co; \ + cl = cpu_cluster(hartid); \ + co = cpu_core(hartid); \ + cmd_reg = (local_p ? (base) : ((base) - CM_BASE + GLOBAL_CM_BASE[cl])) \ + + (co << CM_BASE_CORE_SHIFT) \ + + off; \ + if (DEBUG_CM) \ + sbi_printf("CM WRITE%d cmd_reg=%lx value=%lx\n", sz, \ + cmd_reg, (u64)value); \ + if (sz == 32) \ + asm volatile("sw %0,0(%1)"::"r"(value),"r"(cmd_reg)); \ + else if (sz == 64) \ + asm volatile("sd %0,0(%1)"::"r"(value),"r"(cmd_reg)); \ + asm volatile("fence"); \ +} + +#define CPS_ACCESSOR_RW(unit, sz, base, off, name) \ + CPS_ACCESSOR_R(unit, sz, base, off, name) \ + CPS_ACCESSOR_W(unit, sz, base, off, name) + +#define CPC_CX_ACCESSOR_RW(sz, off, name) \ + CPS_ACCESSOR_RW(cpc, sz, CPC_BASE, CPC_OFF_LOCAL + (off), co_##name) + +#define GCR_CX_ACCESSOR_RW(sz, off, name) \ + CPS_ACCESSOR_RW(gcr, sz, CM_BASE, GCR_OFF_LOCAL + (off), co_##name) + +GCR_CX_ACCESSOR_RW(64, cpu_hart(hartid) << CM_BASE_HART_SHIFT, reset_base) +GCR_CX_ACCESSOR_RW(32, GCR_CORE_COH_EN, coherence) + +CPC_CX_ACCESSOR_RW(32, CPC_Cx_VP_RUN, vp_run) +CPC_CX_ACCESSOR_RW(32, CPC_Cx_VP_STOP, vp_stop) +CPC_CX_ACCESSOR_RW(32, CPC_Cx_CMD, cmd) +CPC_CX_ACCESSOR_RW(32, CPC_Cx_STAT_CONF, stat_conf) + +#define CPC_ACCESSOR_RW(sz, off, name) \ + CPS_ACCESSOR_RW(cpc, sz, CPC_BASE, off, name) + +CPC_ACCESSOR_RW(32, CPC_PWRUP_CTL, pwrup_ctl) +CPC_ACCESSOR_RW(32, CPC_CM_STAT_CONF, cm_stat_conf) + +#endif diff --git a/platform/generic/include/mips/p8700.h b/platform/generic/include/mips/p8700.h new file mode 100644 index 0000000..b02aaed --- /dev/null +++ b/platform/generic/include/mips/p8700.h @@ -0,0 +1,113 @@ +/* + * SPDX-License-Identifier: BSD-2-Clause + * + * Copyright (c) 2025 MIPS + * + */ + +#ifndef __P8700_H__ +#define __P8700_H__ + +#include + +/* PMA */ +#define CSR_MIPSPMACFG0 0x7e0 +#define CSR_MIPSPMACFG1 0x7e1 +#define CSR_MIPSPMACFG2 0x7e2 +#define CSR_MIPSPMACFG3 0x7e3 +#define CSR_MIPSPMACFG4 0x7e4 +#define CSR_MIPSPMACFG5 0x7e5 +#define CSR_MIPSPMACFG6 0x7e6 +#define CSR_MIPSPMACFG7 0x7e7 +#define CSR_MIPSPMACFG8 0x7e8 +#define CSR_MIPSPMACFG9 0x7e9 +#define CSR_MIPSPMACFG10 0x7ea +#define CSR_MIPSPMACFG11 0x7eb +#define CSR_MIPSPMACFG12 0x7ec +#define CSR_MIPSPMACFG13 0x7ed +#define CSR_MIPSPMACFG14 0x7ee +#define CSR_MIPSPMACFG15 0x7ef + +/* MIPS CCA */ +#define CCA_CACHE_ENABLE 0 +#define CCA_CACHE_DISABLE 2 +#define PMA_SPECULATION (1 << 3) + +/* MIPS CSR */ +#define CSR_MIPSTVEC 0x7c0 +#define CSR_MIPSCONFIG0 0x7d0 +#define CSR_MIPSCONFIG1 0x7d1 +#define CSR_MIPSCONFIG2 0x7d2 +#define CSR_MIPSCONFIG3 0x7d3 +#define CSR_MIPSCONFIG4 0x7d4 +#define CSR_MIPSCONFIG5 0x7d5 +#define CSR_MIPSCONFIG6 0x7d6 +#define CSR_MIPSCONFIG7 0x7d7 +#define CSR_MIPSCONFIG8 0x7d8 +#define CSR_MIPSCONFIG9 0x7d9 +#define CSR_MIPSCONFIG10 0x7da +#define CSR_MIPSCONFIG11 0x7db + +#define MIPSCONFIG5_MTW 4 + +#define GEN_MASK(h, l) (((1ul << ((h) + 1 - (l))) - 1) << (l)) +#define EXT(val, mask) (((val) & (mask)) >> (__builtin_ffs(mask) - 1)) + +/* + * We allocate the number of bits to encode clusters, cores, and harts + * from the original mhartid to a new dense index. + */ +#define NUM_OF_BITS_FOR_CLUSTERS 4 +#define NUM_OF_BITS_FOR_CORES 12 +#define NUM_OF_BITS_FOR_HARTS 4 + +/* To get the field from new/hashed mhartid */ +#define NEW_CLUSTER_SHIFT (NUM_OF_BITS_FOR_CORES + NUM_OF_BITS_FOR_HARTS) +#define NEW_CLUSTER_MASK ((1 << NUM_OF_BITS_FOR_CLUSTERS) - 1) +#define NEW_CORE_SHIFT NUM_OF_BITS_FOR_HARTS +#define NEW_CORE_MASK ((1 << NUM_OF_BITS_FOR_CORES) - 1) +#define NEW_HART_MASK ((1 << NUM_OF_BITS_FOR_HARTS) - 1) +#define cpu_cluster(i) (((i) >> NEW_CLUSTER_SHIFT) & NEW_CLUSTER_MASK) +#define cpu_core(i) (((i) >> NEW_CORE_SHIFT) & NEW_CORE_MASK) +#define cpu_hart(i) ((i) & NEW_HART_MASK) + +#define CPC_BASE (CM_BASE + 0x8000) + +#define SIZE_FOR_CPC_MTIME 0x10000 /* The size must be 2^order */ +#define AIA_BASE (CM_BASE + 0x40000) +#define SIZE_FOR_AIA_M_MODE 0x20000 /* The size must be 2^order */ +#define P8700_ALIGN 0x10000 + +#define CM_BASE_HART_SHIFT 3 +#define CM_BASE_CORE_SHIFT 8 +#define CM_BASE_CLUSTER_SHIFT 19 + +/* GCR Block offsets */ +#define GCR_OFF_LOCAL 0x2000 + +#define GCR_BASE_OFFSET 0x0008 +#define GCR_CORE_COH_EN 0x00f8 +#define GCR_CORE_COH_EN_EN (0x1 << 0) + +#define L2_PFT_CONTROL_OFFSET 0x0300 +#define L2_PFT_CONTROL_B_OFFSET 0x0308 + +/* CPC Block offsets */ +#define CPC_PWRUP_CTL 0x0030 +#define CPC_CM_STAT_CONF 0x1008 + +#define CPC_OFF_LOCAL 0x2000 + +#define CPC_Cx_VP_STOP 0x0020 +#define CPC_Cx_VP_RUN 0x0028 +#define CPC_Cx_CMD 0x0000 + +#define CPC_Cx_CMD_PWRUP 0x3 +#define CPC_Cx_CMD_RESET 0x4 + +#define CPC_Cx_STAT_CONF 0x0008 +#define CPC_Cx_STAT_CONF_SEQ_STATE GEN_MASK(22, 19) +#define CPC_Cx_STAT_CONF_SEQ_STATE_U5 6 +#define CPC_Cx_STAT_CONF_SEQ_STATE_U6 7 + +#endif -- 2.47.1 -- opensbi mailing list opensbi@lists.infradead.org http://lists.infradead.org/mailman/listinfo/opensbi