From: Sergey Matyukevich <geomatsi@gmail.com>
To: opensbi@lists.infradead.org
Subject: [PATCH RFC v1 1/1] lib: sbi: add support for debug triggers
Date: Tue, 1 Nov 2022 13:55:44 +0300 [thread overview]
Message-ID: <Y2D7MMfuqDGC3e0X@curiosity> (raw)
In-Reply-To: <E994763E-172E-4C90-AA97-0F8F899ADF55@jrtc27.com>
Hi Jessica and all,
> > RISC-V Debug specification includes Sdtrig ISA extension.
> > This extension describes Trigger Module. Triggers can cause
> > a breakpoint exception, entry into Debug Mode, or a trace
> > action without having to execute a special instruction. For
> > native debugging triggers can be used to implement hardware
> > breakpoints and watchpoints.
> >
> > Software support for RISC-V hardware triggers consists of the
> > following major components:
> > - U-mode: gdb support for setting hw breakpoints/watchpoints
> > - S/VS-mode: hardware breakpoints framework in Linux kernel
> > - M-mode: SBI firmware code to handle triggers
> >
> > SBI Debug Trigger extension proposal (draft v4) has been posted
> > by Anup Patel to lists.riscv.org tech-debug mailing list:
> >
> > https://lists.riscv.org/g/tech-debug/topic/92375492
> >
> > This patch provides initial implementation of SBI Debug
> > Trigger Extension in OpenSBI library based on the
> > suggested extension proposal.
> >
> > Initial implementation has the following limitations:
> > - only mcontrol6 trigger type is supported
> > - no support for chained triggers
> > - trigger update supports only address change
...
> > +union riscv_dbtr_tdata1 {
> > + unsigned long value;
> > + struct {
> > +#if __riscv_xlen == 64
> > + unsigned long data:59;
> > +#elif __riscv_xlen == 32
> > + unsigned long data:27;
> > +#else
> > +#error "Unexpected __riscv_xlen"
> > +#endif
> > + unsigned long dmode:1;
> > + unsigned long type:4;
> > + };
> > +};
>
> Bitfield order depends on endianness (type is in the MSBs for
> little-endian but LSBs for big-endian).
Do we need to support non-standard BE cases as well ? If so, then
accessing fields in shared memory messages between OpenSBI and kernel
will have to be wrapped by cpu_to_le/le_to_cpu macros on both sides.
> > +/** SBI shared mem messages layout */
> > +struct sbi_dbtr_data_msg {
> > + unsigned long tstate;
> > + unsigned long tdata1;
> > + unsigned long tdata2;
> > + unsigned long tdata3;
> > +} __packed;
>
> Why? This will give awful codegen.
Both packed structures define messages for data exchange via shared
memory between OpenSBI and kernel. We have to make sure that these
structures have the same layout on both sides.
Regards,
Sergey
next prev parent reply other threads:[~2022-11-01 10:55 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-31 21:18 [PATCH RFC v1 1/1] lib: sbi: add support for debug triggers Sergey Matyukevich
2022-10-31 21:37 ` Jessica Clarke
2022-11-01 10:55 ` Sergey Matyukevich [this message]
2022-11-01 11:01 ` Anup Patel
2022-11-01 16:25 ` Sergey Matyukevich
2022-11-01 15:32 ` Jessica Clarke
2022-11-01 2:58 ` Xiang W
2022-11-01 10:20 ` Sergey Matyukevich
2022-11-01 4:11 ` Bin Meng
2022-11-01 9:39 ` Sergey Matyukevich
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y2D7MMfuqDGC3e0X@curiosity \
--to=geomatsi@gmail.com \
--cc=opensbi@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox