From mboxrd@z Thu Jan 1 00:00:00 1970 Received: by 10.223.172.38 with SMTP id v35csp6582662wrc; Mon, 11 Sep 2017 23:18:50 -0700 (PDT) X-Received: by 10.237.59.239 with SMTP id s44mr18790993qte.24.1505197130849; Mon, 11 Sep 2017 23:18:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1505197130; cv=none; d=google.com; s=arc-20160816; b=F4VzNls5Hbc/6/o+7OmQJtAk3fcUPPc1brU++QbNjLGJ9PRMdjH6IehO9w03a0Jq+A Xi1QnQZvKggFzhYENCfDXx2b1yIiSFL8eNOOI/mCuhVaCpgEL/PdGUKEu8aS9einO3Ks z9JU0r/pB/4HSYaM+Za4qIJHTIcx+dukZ/v91BH1wd7C1ItMEFDmmlZp+jXOsSpayj8Y 1eBFMV5Xko2bI5Un61w9j5eTI8JDvdiwHLIE3LzN7yHi6MQY1dUbdbfGj1sxGMsnl6M0 C6/afHR5fKhjgPDRYYvCykWK0llIGoTkjn+RjRketGY5eZ5fexMCpZYNgEotecPnNUVd qYIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:to:from:date :dkim-signature:arc-authentication-results; bh=XXWhnC32K/VuDNj2Jh2rsIVaXhmqg8pgcwCEsaIfHnA=; b=zVMOcfvq4HTW6gN1vF5/1XVSfFGnnA/YgOlwjVrl+/5m6jL+XiIQOTTHDdnhc935M2 K3N2slZTZ4K9ltghm5owcy8ieWEkbsFZVtulORfYCe9wOUh+gt5vFJpQelMV6BnoNwjh M83GQsDVABwBNVLNoqOxLsMMH3wFYzCj+Q2q5klmiQPCI1aHyea80Lk6bIus/r7jiGtQ HWAVqo3BBKZ3iscgJmx+qT4ex8XcwLu/geXl3hESPeUkkQXzkRm6VZ8fa43GIMrM+MCB IDOSr6kfabbex1ps/WSn8YTAeelkfGgjnexkTNDe8vnvl5tMSKlVVgUGDhvWAtIf6oHz 1udw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=D7Z+l9ia; spf=pass (google.com: domain of qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=gmail.com Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id a15si11087165qkc.304.2017.09.11.23.18.50 for (version=TLS1 cipher=AES128-SHA bits=128/128); Mon, 11 Sep 2017 23:18:50 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=D7Z+l9ia; spf=pass (google.com: domain of qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=gmail.com Received: from localhost ([::1]:33835 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1dreX2-0007G6-JV for alex.bennee@linaro.org; Tue, 12 Sep 2017 02:18:48 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:55257) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1dreWv-0007Fd-0v for qemu-arm@nongnu.org; Tue, 12 Sep 2017 02:18:42 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1dreWq-0001Se-IZ for qemu-arm@nongnu.org; Tue, 12 Sep 2017 02:18:40 -0400 Received: from mail-pg0-x241.google.com ([2607:f8b0:400e:c05::241]:34618) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1dreWq-0001Rx-8t; Tue, 12 Sep 2017 02:18:36 -0400 Received: by mail-pg0-x241.google.com with SMTP id v82so5734603pgb.1; Mon, 11 Sep 2017 23:18:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=XXWhnC32K/VuDNj2Jh2rsIVaXhmqg8pgcwCEsaIfHnA=; b=D7Z+l9iancM8uKR/IHANdWfSbder4NMvbXMAfMkuBCFQMSQYU/M+GWeyfeYb7gpl4M 7rjQ2vhKHrsFUSSXGB3+NBUP9le0tHOIlsBfY9K40cJyIyslR/iM7the2eYtCZzI2wyX wk6q7So1CI6NXh50iL0aiT4rrGJ86EqAr9aQhXv+hTGtz+ulAs/KnUrrRg2r/F0jjCOd 1Mq+jNMgE1NJqdKuxsoNI8WmqJ+pcMLWbD3aldxIQVs/SuRl7hVhR6ZWe8Bgwn3danwO k0Nv7Cjc6DCd4E9JpoW+Ge7QtCCI/USSuC1xM2KyCinuXBr7XuMPfNMLpB6GpNn17b2J 9N4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=XXWhnC32K/VuDNj2Jh2rsIVaXhmqg8pgcwCEsaIfHnA=; b=p2CmhE4FdAXszy7o1uHahpZc961y/AEbmQ5yJuN0llT+GTVmh7RRu1NVoabYmmR7Uz KBBiSnENdvxVQFLYdYYHxCb59fORa17o03iGvV/3CGG61u18S4EpCgseAnBqlobmZO9q ILbx/ywL/s5pUK3NJEdjA1+V+3rwBiGY0xdRLyoL2gVD+RVqXeSTfYokKvQnVaD7/n/W 4UuX1VXb0ZNneDSAJzzLRzwG8FpnvXk4T2i6dSsXqAlAIm9v7zuIQxLd6Q3H+wBGNW0L L/VWrsJwlzWTMZVVUp9K/NkCgznNn9zKkxOoZ/jYLMQ9tS8th3r3RLR0BhCLu3oEUypo U76A== X-Gm-Message-State: AHPjjUj7dH9W9TiqmHkeWJWgm7S77o/7K1ZJNdboqX8LQeztGRD4O6Oa F8SP8oMpGVVGEw== X-Google-Smtp-Source: ADKCNb4VdQ7jXdGalaL2ipnmHP1Zl6T80vKZqZKDOn6pf8eHyDLliRz1kra+flOxg+KUng3ZNavnvg== X-Received: by 10.84.210.73 with SMTP id z67mr16317096plh.306.1505197113791; Mon, 11 Sep 2017 23:18:33 -0700 (PDT) Received: from virtx40 ([111.93.218.67]) by smtp.gmail.com with ESMTPSA id s76sm9867102pfj.119.2017.09.11.23.18.27 (version=TLS1_2 cipher=AES128-SHA bits=128/128); Mon, 11 Sep 2017 23:18:32 -0700 (PDT) Date: Tue, 12 Sep 2017 11:48:15 +0530 From: Linu Cherian To: Eric Auger Message-ID: <20170912061815.GA23124@virtx40> References: <1504286483-23327-1-git-send-email-eric.auger@redhat.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1504286483-23327-1-git-send-email-eric.auger@redhat.com> User-Agent: Mutt/1.5.21 (2010-09-15) X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::241 Subject: Re: [Qemu-arm] [PATCH v7 00/20] ARM SMMUv3 Emulation Support X-BeenThere: qemu-arm@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, drjones@redhat.com, tcain@qti.qualcomm.com, Radha.Chintakuntla@cavium.com, Sunil.Goutham@cavium.com, mohun106@gmail.com, jean-philippe.brucker@arm.com, tn@semihalf.com, bharat.bhushan@nxp.com, mst@redhat.com, will.deacon@arm.com, qemu-devel@nongnu.org, peterx@redhat.com, alex.williamson@redhat.com, qemu-arm@nongnu.org, christoffer.dall@linaro.org, linu.cherian@cavium.com, wtownsen@redhat.com, robin.murphy@arm.com, prem.mallappa@gmail.com, eric.auger.pro@gmail.com Errors-To: qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org Sender: "Qemu-arm" X-TUID: 6tcb/ALXNhuC Hi Eric, On Fri Sep 01, 2017 at 07:21:03PM +0200, Eric Auger wrote: > This series implements the emulation code for ARM SMMUv3. > > Changes since v6: > - DPDK testpmd now running on guest with 2 assigned VFs > - Changed the instantiation method: add the following option to > the QEMU command line > -device smmuv3 # for virtio/vhost use cases > -device smmuv3,caching-mode # for vfio use cases (based on [1]) > - splitted the series into smaller patches to allow the review > - the VFIO integration based on "tlbi-on-map" smmuv3 driver > is isolated from the rest: last 2 patches, not for upstream. > This is shipped for testing/bench until a better solution is found. > - Reworked permission flag checks and event generation > > testing: > - in dt and ACPI modes > - virtio-net-pci and vhost-net devices using dma ops with various > guest page sizes [2] > - assigned VFs using dma ops [3]: > - AMD Overdrive and igbvf passthrough (using gsi direct mapping) > - Cavium ThunderX and ixgbevf passthrough (using KVM MSI routing) > - DPDK testpmd on guest running with VFIO user space drivers (2 igbvf) [3] > with guest and host page size equal (4kB) > > Known limitations: > - no VMSAv8-32 suport > - no nested stage support (S1 + S2) > - no support for HYP mappings > - register fine emulation, commands, interrupts and errors were > not accurately tested. Handling is sufficient to run use cases > described above though. > - interrupts and event generation not observed yet. > By design, shouldnt this work on hardware with smmuv2 implementations as well. ie. Guest with smmuv3 emulation + Host with smmuv2 hardware. Or Is there any known limitations for this ? > Best Regards > > Eric > > This series can be found at: > v7: https://github.com/eauger/qemu/tree/v2.10.0-SMMU-v7 > Previous version at: > v6: https://github.com/eauger/qemu/tree/v2.10.0-rc2-SMMU-v6 > > References: > [1] [RFC v2 0/4] arm-smmu-v3 tlbi-on-map option > https://lkml.org/lkml/2017/8/11/426 > > [2] qemu cmd line excerpt: > -device smmuv3 \ > -netdev tap,id=tap0,script=no,downscript=no,ifname=tap0,vhost=off \ > -device virtio-net-pci,netdev=tap0,mac=6a:f5:10:b1:3d:d2,iommu_platform,disable-modern=off,disable-legacy=on \ > [3] use -device smmuv3,caching-mode > > > History: > v6 -> v7: > - see above > > v5 -> v6: > - Rebase on 2.10 and IOMMUMemoryRegion > - add ACPI TLBI_ON_MAP support (VFIO integration also works in > ACPI mode) > - fix block replay > - handle implementation defined SMMU_CMD_TLBI_NH_VA_AM cmd > (goes along with TLBI_ON_MAP FW quirk) > - replay systematically unmap the whole range first > - smmuv3_map_hook does not unmap anymore and the unmap is done > before the replay > - add and use smmuv3_context_device_invalidate instead of > blindly replaying everything > > v4 -> v5: > - initial_level now part of SMMUTransCfg > - smmu_page_walk_64 takes into account the max input size > - implement sys->iommu_ops.replay and sys->iommu_ops.notify_flag_changed > - smmuv3_translate: bug fix: don't walk on bypass > - smmu_update_qreg: fix PROD index update > - I did not yet address Peter's comments as the code is not mature enough > to be split into sub patches. > > v3 -> v4 [Eric]: > - page table walk rewritten to allow scan of the page table within a > range of IOVA. This prepares for VFIO integration and replay. > - configuration parsing partially reworked. > - do not advertise unsupported/untested features: S2, S1 + S2, HYP, > PRI, ATS, .. > - added ACPI table generation > - migrated to dynamic traces > - mingw compilation fix > > v2 -> v3 [Eric]: > - rebased on 2.9 > - mostly code and patch reorganization to ease the review process > - optional patches removed. They may be handled separately. I am currently > working on ACPI enablement. > - optional instantiation of the smmu in mach-virt > - removed [2/9] (fdt functions) since not mandated > - start splitting main patch into base and derived object > - no new function feature added > > v1 -> v2 [Prem]: > - Adopted review comments from Eric Auger > - Make SMMU_DPRINTF to internally call qemu_log > (since translation requests are too many, we need control > on the type of log we want) > - SMMUTransCfg modified to suite simplicity > - Change RegInfo to uint64 register array > - Code cleanup > - Test cleanups > - Reshuffled patches > > v0 -> v1 [Prem]: > - As per SMMUv3 spec 16.0 (only is_ste_consistant() is noticeable) > - Reworked register access/update logic > - Factored out translation code for > - single point bug fix > - sharing/removal in future > - (optional) Unit tests added, with PCI test device > - S1 with 4k/64k, S1+S2 with 4k/64k > - (S1 or S2) only can be verified by Linux 4.7 driver > - (optional) Priliminary ACPI support > > v0 [Prem]: > - Implements SMMUv3 spec 11.0 > - Supported for PCIe devices, > - Command Queue and Event Queue supported > - LPAE only, S1 is supported and Tested, S2 not tested > - BE mode Translation not supported > - IRQ support (legacy, no MSI) > > Eric Auger (18): > hw/arm/smmu-common: smmu base device and datatypes > hw/arm/smmu-common: IOMMU memory region and address space setup > hw/arm/smmu-common: smmu_read/write_sysmem > hw/arm/smmu-common: VMSAv8-64 page table walk > hw/arm/smmuv3: Wired IRQ and GERROR helpers > hw/arm/smmuv3: Queue helpers > hw/arm/smmuv3: Implement MMIO write operations > hw/arm/smmuv3: Event queue recording helper > hw/arm/smmuv3: Implement translate callback > target/arm/kvm: Translate the MSI doorbell in kvm_arch_fixup_msi_route > hw/arm/smmuv3: Implement data structure and TLB invalidation > notifications > hw/arm/smmuv3: Implement IOMMU memory region replay callback > hw/arm/virt: Store the PCI host controller dt phandle > hw/arm/sysbus-fdt: Pass the VirtMachineState to the node creation > functions > hw/arm/sysbus-fdt: Pass the platform bus base address in > PlatformBusFDTData > hw/arm/sysbus-fdt: Allow smmuv3 dynamic instantiation > hw/arm/smmuv3: [not for upstream] add SMMU_CMD_TLBI_NH_VA_AM handling > hw/arm/smmuv3: [not for upstream] Add caching-mode option > > Prem Mallappa (2): > hw/arm/smmuv3: Skeleton > hw/arm/virt-acpi-build: Add smmuv3 node in IORT table > > default-configs/aarch64-softmmu.mak | 1 + > hw/arm/Makefile.objs | 1 + > hw/arm/smmu-common.c | 527 ++++++++++++++++ > hw/arm/smmu-internal.h | 105 ++++ > hw/arm/smmuv3-internal.h | 584 +++++++++++++++++ > hw/arm/smmuv3.c | 1181 +++++++++++++++++++++++++++++++++++ > hw/arm/sysbus-fdt.c | 129 +++- > hw/arm/trace-events | 48 ++ > hw/arm/virt-acpi-build.c | 63 +- > hw/arm/virt.c | 6 +- > include/hw/acpi/acpi-defs.h | 15 + > include/hw/arm/smmu-common.h | 123 ++++ > include/hw/arm/smmuv3.h | 80 +++ > include/hw/arm/sysbus-fdt.h | 2 + > include/hw/arm/virt.h | 15 + > target/arm/kvm.c | 27 + > target/arm/trace-events | 3 + > 17 files changed, 2886 insertions(+), 24 deletions(-) > create mode 100644 hw/arm/smmu-common.c > create mode 100644 hw/arm/smmu-internal.h > create mode 100644 hw/arm/smmuv3-internal.h > create mode 100644 hw/arm/smmuv3.c > create mode 100644 include/hw/arm/smmu-common.h > create mode 100644 include/hw/arm/smmuv3.h > > -- > 2.5.5 > > -- Linu cherian