From mboxrd@z Thu Jan 1 00:00:00 1970 Received: by 2002:a19:f807:0:0:0:0:0 with SMTP id a7csp503447lff; Thu, 17 Jun 2021 05:44:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw0mKHIHzQiemwUsQ8dg0yGL6RDOxb6Y6+26drniLkJ/54+XIgnMgFw2Dd1tRqVDA9rj4Ka X-Received: by 2002:a1c:4606:: with SMTP id t6mr4865844wma.122.1623933866864; Thu, 17 Jun 2021 05:44:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1623933866; cv=none; d=google.com; s=arc-20160816; b=SjKFliZBWRUAVsYL8JU9ww73lg9DHiT8biyVY4iebRETDipSapbR8oMog/xx+XxDcM 4RrvMPIleMtbCKsiyJlc9PKdg1ev5VUv2wdiIU1k/CgiTq/gA0+Ojs2Wk3m9VOq72Cj/ m1kaWYIKQ/KfD0CgRZI9RDVxnuXQ3jUqkMPWuFFNb/28G+B+WsS7rvuOPzcoPjK5dz+0 xJQnPoqu0ZoVvMMBcbghMMH/twrC6BoIg537ojer2FCmDc3d/axV4jysJ32XwtabnZb/ lHAbxpvrgs8q23BAdiMRNaidrYtdC+aVmxo1emnKrDx1zb/y+zuaEqt9z4fELaesfgd/ 2qGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=hgXDr0nKqxYgNHi+sAONcbERGFKK2XdwsRX8s/QezRI=; b=rxOstxL5SMdACH0e5FiQ5jVAkTXujhJgIruz5PegIxWo+X1RNiNjEIlt2sJIEeKe2l K4K9P7Ttl89/vJwj+oKfFZ2mc9dOibOkb9GRZhgY87YIIa6cdH6cer5ZWhVJCYP4pozN g18JtaMDDr76+zSXfD53awRo1mqNvyjsmmvhUGXXUUuAmHXgdLzNYd+JLycPFeRyy6Wf JN/M/XIoQzHcD0uAKNeAZK7smjsEifssS1gUPuS3ga/gOQ6ZCnMKZMY3gUNj8r+daBYe Rc4q/J21FunSnt0CB5FvGMx8muGoUfBZre3/yR8FKHHXf5y1dv2bgdI0tk0Rw/Q41RvJ 5JAA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rePpY1LM; spf=pass (google.com: domain of qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id a67si3066849wme.138.2021.06.17.05.44.26 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 17 Jun 2021 05:44:26 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rePpY1LM; spf=pass (google.com: domain of qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:55038 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ltrNh-00086D-R1 for alex.bennee@linaro.org; Thu, 17 Jun 2021 08:44:25 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:33228) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1ltqxQ-0002hZ-Sj for qemu-arm@nongnu.org; Thu, 17 Jun 2021 08:17:16 -0400 Received: from mail-wr1-x431.google.com ([2a00:1450:4864:20::431]:39695) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1ltqxD-0007IY-Dg for qemu-arm@nongnu.org; Thu, 17 Jun 2021 08:17:16 -0400 Received: by mail-wr1-x431.google.com with SMTP id v9so6547543wrx.6 for ; Thu, 17 Jun 2021 05:17:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=hgXDr0nKqxYgNHi+sAONcbERGFKK2XdwsRX8s/QezRI=; b=rePpY1LMPFEfNFYDQyCZWYkciGqNwUJozTYUbu1og5FEJWORbGdOvjc7OcZwtOhdln Wx7XB0mvaUs7pL70R87nXL9AXgRMi8AqfUSXuHZHBSC7xXITplW908Fig+0Xa9J8ZCff ixi4U18R0LUqCMbEnTJgirQLEpzcaLY+Vh0W7+OPbu51YqztneDro3WTynigU9ydM0z/ b+IUKKDbCLl4YZGi5IY7orZDhTgMzaqkiDRAaaY1C6q5JNIJ6BjSvefVggAQzb2q5tAi 28IzUumfVtF5mBiCeEP8MX/OvtgpBWJ4wRFKkq9+ryaadesKdPymAWiGHjb7kN2c8Hel eTrA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=hgXDr0nKqxYgNHi+sAONcbERGFKK2XdwsRX8s/QezRI=; b=WqHvQ8Ai9bX5gjduuLpMinITP6Au6+PDotghm1mv8x5EKUlgIECkcDiuxhqHGGUzYw PX+r22DS2tFy/LQ5o9CiDQggiC9qaDx7eRQBlikt71HMcOGhkucmK4PENcx9z74MiXhk W9nBbQ864ES/CH/8Btipx9+emZ7zJUyUa5bsgRNHdyJ6iJ6PeEYNlBX33d73zKo8nw7Z RNJ2RsseDImupt8l5R9+ZEM09cbqpKn4R+CTcCbLdfnEuEpEmebsb9NDpP5sZro+k9Qt YUtijhO2sV5jS9DW5nwrjBJ8R1yxHvw3x5ibNC4XhO3acsZuMqVJccW77oBy52khbIy3 vP0A== X-Gm-Message-State: AOAM531UkhKa567JzO4jEvEyTdZZSd24Q09EuH5MUjzuXvjREi6oFnss myH9rX+5tmDWDE03UdkkK8I2Wnn2tnWaFg== X-Received: by 2002:a05:6000:184c:: with SMTP id c12mr5441671wri.196.1623932222042; Thu, 17 Jun 2021 05:17:02 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id a1sm6961970wra.63.2021.06.17.05.17.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Jun 2021 05:17:01 -0700 (PDT) From: Peter Maydell To: qemu-arm@nongnu.org, qemu-devel@nongnu.org Subject: [PATCH v3 40/44] target/arm: Implement MVE VADC, VSBC Date: Thu, 17 Jun 2021 13:16:24 +0100 Message-Id: <20210617121628.20116-41-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210617121628.20116-1-peter.maydell@linaro.org> References: <20210617121628.20116-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::431; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x431.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-arm@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Richard Henderson Errors-To: qemu-arm-bounces+alex.bennee=linaro.org@nongnu.org Sender: "Qemu-arm" X-TUID: Mpu43/EBuBnx Implement the MVE VADC and VSBC insns. These perform an add-with-carry or subtract-with-carry of the 32-bit elements in each lane of the input vectors, where the carry-out of each add is the carry-in of the next. The initial carry input is either 1 or is from FPSCR.C; the carry out at the end is written back to FPSCR.C. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson --- target/arm/helper-mve.h | 5 ++++ target/arm/mve.decode | 5 ++++ target/arm/mve_helper.c | 52 ++++++++++++++++++++++++++++++++++++++ target/arm/translate-mve.c | 37 +++++++++++++++++++++++++++ 4 files changed, 99 insertions(+) diff --git a/target/arm/helper-mve.h b/target/arm/helper-mve.h index 2f0cf99359a..459c8eebdd6 100644 --- a/target/arm/helper-mve.h +++ b/target/arm/helper-mve.h @@ -246,6 +246,11 @@ DEF_HELPER_FLAGS_4(mve_vrhaddub, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) DEF_HELPER_FLAGS_4(mve_vrhadduh, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) DEF_HELPER_FLAGS_4(mve_vrhadduw, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) +DEF_HELPER_FLAGS_4(mve_vadc, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) +DEF_HELPER_FLAGS_4(mve_vadci, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) +DEF_HELPER_FLAGS_4(mve_vsbc, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) +DEF_HELPER_FLAGS_4(mve_vsbci, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr) + DEF_HELPER_FLAGS_4(mve_vadd_scalarb, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) DEF_HELPER_FLAGS_4(mve_vadd_scalarh, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) DEF_HELPER_FLAGS_4(mve_vadd_scalarw, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) diff --git a/target/arm/mve.decode b/target/arm/mve.decode index 6b969902df0..79915f45d71 100644 --- a/target/arm/mve.decode +++ b/target/arm/mve.decode @@ -160,6 +160,11 @@ VQDMULLT 111 . 1110 0 . 11 ... 0 ... 1 1111 . 0 . 0 ... 1 @2op_sz28 VRHADD_S 111 0 1111 0 . .. ... 0 ... 0 0001 . 1 . 0 ... 0 @2op VRHADD_U 111 1 1111 0 . .. ... 0 ... 0 0001 . 1 . 0 ... 0 @2op +VADC 1110 1110 0 . 11 ... 0 ... 0 1111 . 0 . 0 ... 0 @2op_nosz +VSBC 1111 1110 0 . 11 ... 0 ... 0 1111 . 0 . 0 ... 0 @2op_nosz +VADCI 1110 1110 0 . 11 ... 0 ... 1 1111 . 0 . 0 ... 0 @2op_nosz +VSBCI 1111 1110 0 . 11 ... 0 ... 1 1111 . 0 . 0 ... 0 @2op_nosz + # Vector miscellaneous VCLS 1111 1111 1 . 11 .. 00 ... 0 0100 01 . 0 ... 0 @1op diff --git a/target/arm/mve_helper.c b/target/arm/mve_helper.c index 66002f4ca4a..4e84066e2cf 100644 --- a/target/arm/mve_helper.c +++ b/target/arm/mve_helper.c @@ -552,6 +552,58 @@ DO_2OP_U(vrshlu, DO_VRSHLU) DO_2OP_S(vrhadds, DO_RHADD_S) DO_2OP_U(vrhaddu, DO_RHADD_U) +static void do_vadc(CPUARMState *env, uint32_t *d, uint32_t *n, uint32_t *m, + uint32_t inv, uint32_t carry_in, bool update_flags) +{ + uint16_t mask = mve_element_mask(env); + unsigned e; + + /* If any additions trigger, we will update flags. */ + if (mask & 0x1111) { + update_flags = true; + } + + for (e = 0; e < 16 / 4; e++, mask >>= 4) { + uint64_t r = carry_in; + r += n[H4(e)]; + r += m[H4(e)] ^ inv; + if (mask & 1) { + carry_in = r >> 32; + } + mergemask(&d[H4(e)], r, mask); + } + + if (update_flags) { + /* Store C, clear NZV. */ + env->vfp.xregs[ARM_VFP_FPSCR] &= ~FPCR_NZCV_MASK; + env->vfp.xregs[ARM_VFP_FPSCR] |= carry_in * FPCR_C; + } + mve_advance_vpt(env); +} + +void HELPER(mve_vadc)(CPUARMState *env, void *vd, void *vn, void *vm) +{ + bool carry_in = env->vfp.xregs[ARM_VFP_FPSCR] & FPCR_C; + do_vadc(env, vd, vn, vm, 0, carry_in, false); +} + +void HELPER(mve_vsbc)(CPUARMState *env, void *vd, void *vn, void *vm) +{ + bool carry_in = env->vfp.xregs[ARM_VFP_FPSCR] & FPCR_C; + do_vadc(env, vd, vn, vm, -1, carry_in, false); +} + + +void HELPER(mve_vadci)(CPUARMState *env, void *vd, void *vn, void *vm) +{ + do_vadc(env, vd, vn, vm, 0, 0, true); +} + +void HELPER(mve_vsbci)(CPUARMState *env, void *vd, void *vn, void *vm) +{ + do_vadc(env, vd, vn, vm, -1, 1, true); +} + static inline int32_t do_sat_bhw(int64_t val, int64_t min, int64_t max, bool *s) { if (val > max) { diff --git a/target/arm/translate-mve.c b/target/arm/translate-mve.c index febf644079c..f8cc6080c9e 100644 --- a/target/arm/translate-mve.c +++ b/target/arm/translate-mve.c @@ -451,6 +451,43 @@ static bool trans_VQDMULLT(DisasContext *s, arg_2op *a) return do_2op(s, a, fns[a->size]); } +/* + * VADC and VSBC: these perform an add-with-carry or subtract-with-carry + * of the 32-bit elements in each lane of the input vectors, where the + * carry-out of each add is the carry-in of the next. The initial carry + * input is either fixed (0 for VADCI, 1 for VSBCI) or is from FPSCR.C + * (for VADC and VSBC); the carry out at the end is written back to FPSCR.C. + * These insns are subject to beat-wise execution. Partial execution + * of an I=1 (initial carry input fixed) insn which does not + * execute the first beat must start with the current FPSCR.NZCV + * value, not the fixed constant input. + */ +static bool trans_VADC(DisasContext *s, arg_2op *a) +{ + return do_2op(s, a, gen_helper_mve_vadc); +} + +static bool trans_VADCI(DisasContext *s, arg_2op *a) +{ + if (mve_skip_first_beat(s)) { + return trans_VADC(s, a); + } + return do_2op(s, a, gen_helper_mve_vadci); +} + +static bool trans_VSBC(DisasContext *s, arg_2op *a) +{ + return do_2op(s, a, gen_helper_mve_vsbc); +} + +static bool trans_VSBCI(DisasContext *s, arg_2op *a) +{ + if (mve_skip_first_beat(s)) { + return trans_VSBC(s, a); + } + return do_2op(s, a, gen_helper_mve_vsbci); +} + static bool do_2op_scalar(DisasContext *s, arg_2scalar *a, MVEGenTwoOpScalarFn fn) { -- 2.20.1